

Osptek Display

LCD Module SPECIFICATION

Model No:

LCM12864Q-Y

osptek[®]

Contents

1. SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- 1.4 Backlight & LED Characteristics

2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Instruction Table
- 2.5 Inspection Specification



osptek[®]

1. SPECIFICATIONS

1.1 Features

Item	Standard Value
Display Type	128 X 64 DOTS
LCD Type	STN, POSITIVE (Y-G) ,TRANSFLECTIVE
Driver Condition	LCD Module : 1/64Duty , 1/9Bias
Viewing Direction	6 O'clock
Backlight Type	Y-G SIDE Light
Interface	8-bit MPU interface
Driver IC	0107, 0108

1.2 Mechanical Specifications

Item	Standard Value	Unit
Outline Dimension	93(L) * 70(W) * 12.5(T)	mm
Viewing Area	72(L) * 39(W)	mm
Dot size	0.48(W) × 0.48(H)	mm
Dot pitch	0.52(W) × 0.52(H)	mm
Character size	-----	mm

1.3 Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit
System Power Supply Voltage	VDD	-	-0.3	5.5	V
LCD Driver Supply Voltage	VLCD	-	-0.3	+12.0	V
Input Voltage	V _{IN}	-	-0.3	VDD + 0.3	V
Operating Temperature	T _{OP}	-	-20	70	°C
Storage Temperature	T _{ST}	-	-30	80	°C
Storage Humidity	H _D	Ta < 40 °C	20	90	%RH

1.4 Backlight Characteristics

LCD Module without LED Backlight

Electrical / Optical Characteristics

Ta =25°C


Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Forward Voltage	Vf	If=80mA	3.0	3.1	3.2	V
Reverse Current	Ir	If=5v			--	uA
Average Brightness	IV	If=80mA				cd/m ²
Wavelength (Without LCD)	λd	If=80mA	--	--	--	nm
Luminous Intensity (without LCD)	Lv Sub	If=80mA				cd/m ²
Uniformity	$\Delta\%$	IvMin / IvMax *100%	--	-	-	%
Color	Y-G					

osptek®

2. MODULE STRUCTURE


2.1 Counter Drawing

2.1.1 LCM Mechanical Diagram



2.2 Interface Pin Description

No.	Symbol	Function
1	VSS	Ground (0V)
2	VDD	Supply Voltage for Logic (+3.3V)
3	VO	Contrast Adjustment
4	RS	Data/Instruction Select
5	R/W	Read/Write Select
6	E	Enable Signal
7--14	DB0—DB7	Data Bus
15	CS1	Chip Select active “H”
16	CS2	Chip Select active “H”
17	RST	Reset signal , active “L”
18	VOOUT	Output voltage for LCD driving
19	LED_A	LED Power Supply + (5V)
20	LED_K	LED Power Supply -



2.3 Timing Characteristics

DC Characteristics ($V_{DD}=4.5\sim 5.5V$, $V_{SS}=0V$, $V_{DD}-V_{EE}=8\sim 17V$, $T_a=-30\sim +85^\circ C$)

Characteristic	Symbol	Condition	Min	Typ	Max	Unit	Note
Input High Voltage	V_{IH1}	-	$0.7V_{DD}$	-	V_{DD}	V	*1
	V_{IH2}	-	2.0	-	V_{DD}	V	*2
Input Low Voltage	V_{IL1}	-	0	-	$0.3V_{DD}$	V	*1
	V_{IL2}	-	0	-	0.8	V	*2
Output High Voltage	V_{OH}	$I_{OH}=200\mu A$	2.4	-	-	V	*3
Output Low Voltage	V_{OL}	$I_{OL}=1.6mA$	-	-	0.4	V	*3
Input Leakage Current	I_{LKG}	$V_{IN}=V_{SS}\sim V_{DD}$	-1.0	-	1.0	μA	*4
Three-state(OFF) Input Current	I_{TSL}	$V_{IN}=V_{SS}\sim V_{DD}$	-5.0	-	5.0	μA	*5
Driver Input Leakage Current	I_{DIL}	$V_{IN}=V_{EE}\sim V_{DD}$	-2.0	-	2.0	μA	*6
Operating Current	I_{DD1}	During Display	-	-	100	μA	*7
	I_{DD2}	During Access Access Cycle=1MHz	-	-	500	μA	*7
On Resistance	R_{ON}	$V_{DD}-V_{EE}=15V$ $I_{OL,OAD}=0.1mA$	-	-	7.5	$K\Omega$	*8

AC Characteristics

(1) Clock Timing

Characteristic	Symbol	Min	Typ	Max	Unit
CLK1, CLK2 Cycle Time	t_{CY}	2.5	-	20	μS
CLK1 'LOW' Level Width	t_{WL1}	625	-	-	ns
CLK2 'LOW' Level Width	t_{WL2}	625	-	-	
CLK1 'HIGH' Level Width	t_{WH1}	1875	-	-	
CLK2 'HIGH' Level Width	t_{WH2}	1875	-	-	
CLK1-CLK2 Phase Difference	t_{D12}	625	-	-	
CLK2-CLK1 Phase Difference	t_{D21}	625	-	-	
CLK1, CLK2 Rise Time	t_R	-	-	150	
CLK1, CLK2 Fall Time	t_F	-	-	150	

(2) Display Control Timing

Characteristic	Symbol	Min	Typ	Max	Unit
FRM Delay Time	t_{DF}	-2	-	+2	μS
M Delay Time	t_{DM}	-2	-	+2	μS
CL 'LOW' Level Width	t_{WL}	35	-	-	μS
CL 'HIGH' Level Width	t_{WH}	35	-	-	μS




Fig 2. Display control signal waveform

(3) MPU Interface

Chatacteristic	Symbol	Min	Typ	Max	Unit
E Cycle	t_c	1000	-	-	ns
E High Level Width	t_{WH}	450	-	-	ns
E Low Level Width	t_{WL}	450	-	-	ns
E Rise Time	t_R	-	-	25	ns
E Fall Time	t_F	-	-	25	ns
Address Set-Up Time	t_{ASU}	140	-	-	ns
Address Hold Time	t_{AH}	10	-	-	ns
Data Set-Up Time	t_{DSU}	200	-	-	ns
Data Delay Time	t_D	-	-	320	ns
Data Hold Time (Write)	t_{DHW}	10	-	-	ns
Data Hold Time (Read)	t_{DHR}	20	-	-	ns




Fig 3. MPU write timing

4. Reset

Reset can be initialized system by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred.


1. Display off
2. Display start line register become set by 0.(Z-address 0)

While RSTB is low, any instruction except status read can be accepted. Reset status appears at DB4. After DB4 is low, any instruction can be accepted.

The Conditions of power supply at initial power up are shown in table 1.

Table 1. Power Supply Initial Conditions

Item	Symbol	Min	Typ	Max	Unit
Reset Time	t_{RS}	1.0	-	-	us
Rise Time	t_R	-	-	200	ns



2.4 Instruction Table



◆ Display Control Instruction

Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Display ON/OFF	L	L	L	L	H	H	H	H	H	L/H	Controls the display on or off. Internal status and display RAM data is not affected. L:OFF, H:ON
Set Address	L	L	L	H	Y address (0~63)					Sets the Y address in the Y address counter.	
Set Page (X address)	L	L	H	L	H	H	H	Page (0~7)			Sets the X address at the X address register.
Display Start Line	L	L	H	H	Display start line (0~63)					Indicates the display data RAM displayed at the top of the screen.	
Status Read	L	H	B U S Y	L	O N / O F F	R E S E T	L	L	L	L	Read status. BUSY L: Ready H: In operation ON/OFF L: Display ON H: Display OFF RESET L: Normal H: Reset
Write Display Data	H	L	Write Data					Writes data (DB0:7) into display data RAM. After writing instruction, Y address is increased by 1 automatically.			
Read Display Data	H	H	Read Data					Reads data (DB0:7) from display data RAM to the data bus.			

2.5 Inspection Specification


- ◆ Inspection Standard : MIL-STD-105E Table Normal Inspection Single Sampling Level II .
- ◆ Equipment : Gauge、MIL-STD、Powertip Tester、Sample
- ◆ Defect Level : Major Defect AQL 0.4; Minor Defect AQL 1.5 .
- ◆ OUT Going Defect Level : Sampling .
- ◆ Manner of appearance test :

- (1). The test be under 40W×2 fluorescent light and distance of view must be at 30 cm.
- (2). The test direction is base on about around 45° of vertical line. (Fig. 1)
- (3). Definition of area . (Fig. 2)






◆ Specification:

NO	Item	Criterion	level
01	Product condition	1.1 The part number is inconsistent with work order of Production.	Major
		1.2 Mixed production types.	Major
		1.3 Assembled in inverse direction.	Major
02	Quantity	2.1 The quantity is inconsistent with work order of production.	Major
03	Outline dimension	3.1 Product dimension and structure must conform to Structure diagram.	Major
04	Electrical Testing	4.1 Missing line character、dot and icon.	Major
		4.2 No function or no display.	Major
		4.3 Output data is error.	Major
		4.4 LCD viewing angle defect.	Major
		4.5 Current consumption exceeds product specifications.	Major
05	Black or white dot、scratch、contamination Round type	5.1 Round type: 5.1.1 display only : White and black spots on display $\leq 0.25\text{mm}$, no more than Four white or black spots present. Densely spaced : NO more than two spots or lines within 3mm	Minor

06	Polarizer Bubble	<p>Dimension (diameter : Φ)</p> <p>A area</p> <p>Acceptance(Q'ty)</p> <p>B area $\Phi \leq 0.20\text{mm}$ Accept no dense Don't count</p> <p>$0.20\text{mm} < \Phi \leq 0.50\text{mm}$ 3 Don't count</p> <p>$0.50\text{mm} < \Phi \leq 1.00\text{mm}$ 2 Don't count</p> <p>$\Phi > 1.00\text{mm}$ 0 Don't count</p> <p>Total quantity 4 Don't count</p>	Minor
07	The crack of glass	<p>● Glass Crack: 7.1 Crack on the circuit of electrode terminal :</p>  <p>X Y Z</p> <p>Front $X \leq 1/5 a$ $Y \leq 1/2 D$ $Z \leq t$</p> <p>Back</p> <p>Neglect</p>	Minor

◆Specification :

NO	Item	Criterion	Level
07	<p>The crack of glass</p> <p>X: The length of Crack</p> <p>Y: The width of crack</p> <p>Z: The thickness of crack</p> <p>D: terminal length</p> <p>T: The thickness of glass</p> <p>A : The length of glass</p>	<p>● Glass Crack:</p> <p>7.2 General glass crack and corner edge:</p> <p>7.2.1</p>  <p>X Y Z Neglect Out A area Neglect</p> <p>7.2.2</p>  <p>X Y Z Neglect Out A area Neglect</p>	Minor
		<p>7.3 Glass remain:</p>  <p>X Y</p> <p>Neglect $\leq 1/3 d$</p>	Minor

◆Specification :

NO	Item	Criterion	Level
07	<p>The crack of glass</p> <p>X: The length of Crack</p> <p>Y: The width of crack</p> <p>Z: The thickness of crack</p> <p>D: terminal length</p> <p>T: The thickness of glass</p> <p>A : The length of glass</p>	<p>7.4 Corner crack and medial crack:</p> <p>Crack can't enter viewing area</p> <p>$\leq 1/5a$</p> <p>$\leq 1/2t$</p> <p>$\leq 1/5a$</p> <p>Crack can't exceed the half of width of SP width of SP</p> <p>$1/2t < Z \leq 2t$</p>	Minor
08	Backlight elements	<p>8.1 Backlight can't work normally.</p> <p>8.2 Backlight doesn't light or color is wrong.</p> <p>8.3 Illumination source flickers when lit.</p>	Major
09	General appearance	<p>9.1 pin type must match type in specification sheet</p> <p>9.2 No short circuits in components on PCB or FPC</p> <p>9.3 Product packaging must the same as specified on packaging specification sheet.</p> <p>9.4 The folding and peeled off in polarizer are not acceptable</p> <p>9.5 The PCB or FPC between B/L assembled distance (PCB or FPC) is $\leq 1.5\text{mm}$</p>	Major