



GC9702C

**a-Si TFT LCD Single-Chip Driver
720(RGB)x1440 Resolution,
16.7M-color Without internal GRAM**

Datasheet

V1.0

2021-11-16

Ordering Information

◆ GC9702C

(a-Si TFT LCD Single Chip Driver)

(720(RGB)x1440 Resolution, 16.7M-color Without internal GRAM)

GENERATION REVISION HISTORY

Version.	Effective Date	Description of Changes	Prepared by
V1.0	2021-11-16	Document Release	Xin

Galaxycore Incorporation

Galaxycore Inc. reserves the right to change the contents in this document without prior notice

Table of Content

List of Content	3
1. DESCRIPTION	6
2. FEATURES	7
3. BLOCK DIAGRAM	9
4. PIN DESCRIPTION	10
4.1. PIN DESCRIPTION	10
4.2. Output Bump Dimension	14
4.3. Input Bump Dimension	15
4.4. Alignment Mark Dimension	16
4.5. chip Information	18
4.6. pad Coordination	19
5. System Interface	35
5.1. Interface Type Selection	35
5.2. DSI system interface	36
5.2.1. General Description	36
5.2.2. Interface Level Communication	36
5.2.3. DSI-CLK Lanes	38
5.2.4. Low Power Mode (LPM)	39
5.2.5. Ultra Low Power Mode (ULPM)	40
5.2.6. High-Speed Clock Mode (HSCM)	41
5.2.7. DSI-D1 and DSI-D0 Data Lanes	44
5.2.8. Escape Modes	45
5.2.9. Low-Power Data Transmission (LPDT)	47
5.2.10. Ultra-Low Power State (ULPS)	48
5.2.11. Acknowledge (ACK)	49
5.2.12. Entering High-Speed Data Transmission (TSOT of HSOT)	50
5.2.13. Leaving High-Speed Data Transmission (TEOT of HSOT)	50
5.2.14. Burst of the High-Speed Data Transmission (HSOT)	52
5.2.15. Bus Turnaround (BTA)	56
5.2.16. Short Packet (SPa) and Long Packet (LPa) Structures	57
5.2.17. Bit Order of the Byte on Packets	58
5.2.18. Byte Order of the Multiple Byte Information on Packets	58
5.2.19. Packet Header (PH)	59
5.2.20. Data Identification (DI)	60
5.2.21. Virtual Channel (VC)	61
5.2.22. Data Type (DT)	62
5.2.23. Packet Data (PD) on the Short Packet (SPa)	64
5.2.24. Word Count (WC) on the Long Packet (LPa)	65
5.2.25. Error Correction Code (ECC)	66
5.2.26. Packet Data (PD) on the Long Packet (LPa)	71
5.2.27. Packet Footer (PF) on the Long Packet (LPa)	71
5.2.28. Packet Transmissions	73
5.2.28.1. Packet from the MPU to the Display Module	73
5.2.28.1.1. Display Command Set (DCS)	73
5.2.28.1.2. Display Command Set (DCS) Write, No Parameter (DCSWN-S)	74
5.2.28.1.3. Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)	75
5.2.28.1.4. Display Command Set (DCS) Write Long (DCSW-L)	76
5.2.28.1.5. Display Command Set (DCS) Read, No Parameter (DCSRN-S)	80
5.2.28.1.6. Null Packet, No Data (NP-L)	82
5.2.28.2. Packet from the Display Module to the MPU	86
5.2.28.2.1. Used Packet types	86
5.2.28.2.2. Acknowledge with Error Report (AwER)	88
5.2.28.2.3. DCS Read Long Response (DCSRR-L)	91
5.2.28.2.4. DCS Read Short Response, 1 Byte Returned (DCSRR1-S)	93

5.2.28.2.5.	DCS Read Short Response, 2 Bytes Returned (DCSRR2-S)	94
5.2.29.	Communication Sequences	95
5.2.30.	Sequences	96
5.2.30.1.	DCS Write, 1 Parameter Sequence	96
5.2.30.2.	DCS Write, No Parameter Sequence	97
5.2.30.3.	DCS Write Long Sequence	98
5.2.30.4.	DCS Read, No Parameter Sequence	99
5.2.30.5.	Null Packet, No Data Sequence	100
5.2.30.6.	End of Transmission Packet	100
5.3.	Display Data Format	101
5.3.1.	16-bit per Pixel, Long packet, Data Type 00 1110 (0Eh)	101
5.3.2.	18-bit per Pixel, Long packet, Data Type = 01 1110 (1Eh)	102
5.3.3.	24-bit per Pixel, Long packet, Data Type = 11 1110 (3Eh)	104
6.	Command	105
6.1.	User Command Set	105
	Read Display ID (04h)	107
	Read Display Power Mode (0Ah)	108
	Read Display MADCTL (0Bh)	109
	Read Display Image Mode (0Dh)	110
	Read TE Mode (0Eh)	111
	Sleep In (10h)	112
	Sleep Out (11h)	113
	Normal Display Mode On (13h)	114
	Display Inversion OFF (20h)	115
	Display Inversion ON (21h)	116
	All Pixel Off (22h)	117
	All Pixel On (23h)	118
	Display Off (28h)	119
	Display ON (29h)	120
	TE Off (34h)	121
	TE On(35h)	122
	MADCTR (36h)	123
	Idle Mode Off (38h)	124
	Idle Mode On (39h)	125
	Scan Line (44h)	126
	Write Display Brightness Value (51h)	127
	Read Display Brightness Value (52h)	128
	Write CTL Display(53h)	129
	Read CTL Display(54h)	130
	Write Content Adaptive Brightness Control Value (55h)	131
	Read Content Adaptive Brightness Control Value (56h)	132
	Write CABC Minimum Brightness (5Eh)	133
	Read CABC Minimum Brightness (5Fh)	134
	Read ID1 (DAh)	135
	Read ID2 (DBh)	135
	Read ID3 (DCh)	136
	EXTC Command Set enable register (D5h)	137
	Page Sel (D0h)	138
6.2	Page 0 Command Set	139
	VCOM_CTL(93h)	140
	DISPLAY_CTL(B7h)	141
	INTER_LANESEL(BAh)	142
	VGH_CTL(A4h&A6h)	143
	VGL_CTL(F1h&F2h)	144
	VREG_CTL1(9Dh)	145
	VREG_CTL2(9Eh)	146

VREG_CTL3(9Fh).....	147
6.2 Page 1 Command Set.....	148
GAMMA SET(F1h).....	149
GAMMA SET(F2h).....	150
7. Power ON/OFF Sequence	151
7.1. 3 Power Mode	151
7.2. 2 Power Mode	152
7.3. Abnormal Power Off	153
8. Electrical Characteristics.....	154
8.1. Absolute Maximum Ratings	154
8.2. DC Characteristics for Panel Driving	155
8.3. DSI DC Characteristics.....	156
8.4. DC characteristics for Power Lines.....	156
8.5. DC characteristics for DSI LP mode	157
8.6. Spike / Glitch Rejection	158
8.7. DC Characteristics for DSI HS mode.....	159
8.8. AC Characteristic	162
8.8.1. DSI Timing Characteristics	162
8.8.1.1. High Speed Mode – Clock Channel Timing.....	162
8.8.1.2. High Speed Mode – Data Clock Channel Timing	162
8.8.1.3. High Speed Mode – Rise and Fall Timings	163
8.8.1.4. Low Speed Mode – Bus Turn Around	164
8.8.1.5. Data Lanes from Low Power Mode to High Speed Mode	165
8.8.1.6. Data Lanes from High Speed Mode to Low Power Mode	166
8.8.2. DSI Clock Burst – High Speed Mode to/from Low Power Mode	167

1. DESCRIPTION

The GC9702C device is a 16.7M single-chip (SOC) driver. It is comprised of a 2160-channel source driver (S1~S1080, S1321~S2400 and S_RA,S_LB), a gate-IC-less level shifter and a power supply circuit to drive a dot-matrix TFT LCD with 720 (RGB) x 1440 dots at maximum.

The GC9702C can configure functions via the MIPI¹ DSI² Interface; transmit video data via MIPI DSI Interface. The GC9702C supports three kinds of data types, i.e., 16-bit, 18-bit and 24-bit, for video image display in MIPI DSI interfaces. In the MIPI DSI high-speed mode, the GC9702C also provides three user-selectable hardware structures:

- ◆ Two data lanes supports up to 1 Gbps on the MIPI DSI link
- ◆ Three data lanes supports up to 860Mbps on the MIPI DSI link
- ◆ Four data lanes supports up to 600Mbps on the MIPI DSI link

The GC9702C can operate with 1.65V I/O interface voltage and supports a wide range of analog power supplies. The GC9702C supports Idle Mode (8-color low power mode) display and sleep mode power management functions, ideal for portable products where battery power conservation is desirable, such as digital cellular phones, smart phones, MP3 players, personal media players and similar devices with color graphics displays.

2. FEATURES

Display resolution option

- 720RGB x (480+4*N)
- 640RGB x (480+4*N)
- 600RGB x (480+4*N)

Display mode (Color mode)

- Full color mode: 16.7M-colors
- Reduce color mode: 262K colors
- Reduce color mode: 65K colors
- Idle mode: 8 colors

Interface

- MIPI Display Serial Interface (DSI V1.02 and D-PHY V1.2)
 - Supports 2 data lanes / maximum speed 1Gbps
 - Supports 3 data lanes / maximum speed 860Mbps
 - Supports 4 data lanes / maximum speed 600Mbps

Display features

- Supports 2160 source channel outputs (S1~S1080 , S1321~S2400 and S_R and S_LB)
- Supports gate control signals to gate driver in the panel
- Supports 1-dot , 2-dot , 3-dot , 4-dot , column , Zig-Zag inversion
- Gamma correction (1 preset Gamma curve)
- On module VCOM control

Power saving modes:

- Sleep mode
- Idle mode

Other on-chip functions/Miscellaneous

- Software programmable color depth mode
- Oscillator for display clock generation
- DC VCOM voltage generator and adjustment
- CABC (Content Adaptive Brightness Control) function
- DGC (Digital Gamma Correction) function
- CE (Color Enhancement) function
- VGH/VGL voltage generator for gate control signal in panel
- Gate control signals to gate driver in panel (GIP)
- OTP (One-Time Programming) memory store initialization register settings
- Provide 3 times to store DC VCOM value setting and ID1 ~ ID3

Input power:**- External power IC and PFM:**

I/O and interface power supply (IOVCC): 1.65V to 3.3V

Analog power supply (VCI): 2.5V to 3.3V

- Three-Power Mode:

I/O and interface power supply (IOVCC): 1.65V to 3.3V

Analog power supply (VSP): 4.5V to 6.0V

Analog power supply (VSN): -4.5V to -6.0V

- Output voltage:

Positive source output voltage level: VSPR=3.3V to 5.6V

Negative source output voltage level: VSNR=-5.6V to -3.3V


Positive gate driver output voltage level: VGH=+10V to +20V

Negative gate driver output voltage level: VGL=-7.5V to -15V

VCOM=-3.5V to 0V

Operate temperature range: -40°C to +80°C

3. BLOCK DIAGRAM



4. PIN DESCRIPTION

4.1. PIN DESCRIPTION

Bus Interface Pins																																																																																																																																																																																																																																																																																								
Pin Name	I/O	Description																																																																																																																																																																																																																																																																																						
IM[2:0]	I	-Select the interface mode Interface type selection. The connections of IM[2:0] which not shown in table are invalid. <table><tr><th colspan="4">External Pad Set</th><th>register</th><th colspan="5">Configuration of MIPI Lane</th></tr><tr><th>LANSEL</th><th>IM2</th><th>IM1</th><th>IM0</th><th>Page0_reg_BA_bit0</th><th>CLKP/N</th><th>D0P/N</th><th>D1P/N</th><th>D2P/N</th><th>D3P/N</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CLKP/N</td><td>D3P/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CLKN/P</td><td>D3N/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td><td>D3P/N</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td><td>D3N/P</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CLKP/N</td><td>D3P/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CLKN/P</td><td>D3N/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CLKP/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td><td>D3P/N</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CLKN/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td><td>D3N/P</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td><td></td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td><td></td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td><td></td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td><td></td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td></td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td></td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td></td><td></td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td></td><td></td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D0P/N</td><td>D1P/N</td><td></td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D0N/P</td><td>D1N/P</td><td></td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D1P/N</td><td>D0P/N</td><td></td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D1N/P</td><td>D0N/P</td><td></td></tr><tr><td colspan="5">Others</td><td colspan="5">Reserved</td></tr></table>									External Pad Set				register	Configuration of MIPI Lane					LANSEL	IM2	IM1	IM0	Page0_reg_BA_bit0	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N	0	0	0	0	1	CLKP/N	D3P/N	D2P/N	D1P/N	D0P/N	0	0	0	1	1	CLKN/P	D3N/P	D2N/P	D1N/P	D0N/P	0	0	1	0	1	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N	0	0	1	1	1	CLKN/P	D0N/P	D1N/P	D2N/P	D3N/P	0	1	0	0	1	CLKP/N	D3P/N	D0P/N	D1P/N	D2P/N	0	1	0	1	1	CLKN/P	D3N/P	D0N/P	D1N/P	D2N/P	0	1	1	0	1	CLKP/N	D2P/N	D1P/N	D0P/N	D3P/N	0	1	1	1	1	CLKN/P	D2N/P	D1N/P	D0N/P	D3N/P	0	0	0	0	0	CLKP/N		D2P/N	D1P/N	D0P/N	0	0	0	1	0	CLKN/P		D2N/P	D1N/P	D0N/P	0	0	1	0	0	CLKP/N	D0P/N	D1P/N	D2P/N		0	0	1	1	0	CLKN/P	D0N/P	D1N/P	D2N/P		0	1	0	0	0	CLKP/N		D0P/N	D1P/N	D2P/N	0	1	0	1	0	CLKN/P		D0N/P	D1N/P	D2N/P	0	1	1	0	0	CLKP/N	D2P/N	D1P/N	D0P/N		0	1	1	1	0	CLKN/P	D2N/P	D1N/P	D0N/P		1	0	0	0	0	CLKP/N			D1P/N	D0P/N	1	0	0	1	0	CLKN/P			D1N/P	D0N/P	1	0	1	0	0	CLKP/N	D0P/N	D1P/N			1	0	1	1	0	CLKN/P	D0N/P	D1N/P			1	1	0	0	0	CLKP/N		D0P/N	D1P/N		1	1	0	1	0	CLKN/P		D0N/P	D1N/P		1	1	1	0	0	CLKP/N		D1P/N	D0P/N		1	1	1	1	0	CLKN/P		D1N/P	D0N/P		Others					Reserved				
		External Pad Set				register	Configuration of MIPI Lane																																																																																																																																																																																																																																																																																	
		LANSEL	IM2	IM1	IM0	Page0_reg_BA_bit0	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N																																																																																																																																																																																																																																																																													
		0	0	0	0	1	CLKP/N	D3P/N	D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																													
		0	0	0	1	1	CLKN/P	D3N/P	D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																													
		0	0	1	0	1	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N																																																																																																																																																																																																																																																																													
		0	0	1	1	1	CLKN/P	D0N/P	D1N/P	D2N/P	D3N/P																																																																																																																																																																																																																																																																													
		0	1	0	0	1	CLKP/N	D3P/N	D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																													
		0	1	0	1	1	CLKN/P	D3N/P	D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																													
		0	1	1	0	1	CLKP/N	D2P/N	D1P/N	D0P/N	D3P/N																																																																																																																																																																																																																																																																													
		0	1	1	1	1	CLKN/P	D2N/P	D1N/P	D0N/P	D3N/P																																																																																																																																																																																																																																																																													
		0	0	0	0	0	CLKP/N		D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																													
		0	0	0	1	0	CLKN/P		D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																													
		0	0	1	0	0	CLKP/N	D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																														
		0	0	1	1	0	CLKN/P	D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																														
		0	1	0	0	0	CLKP/N		D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																													
		0	1	0	1	0	CLKN/P		D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																													
		0	1	1	0	0	CLKP/N	D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																														
		0	1	1	1	0	CLKN/P	D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																														
		1	0	0	0	0	CLKP/N			D1P/N	D0P/N																																																																																																																																																																																																																																																																													
		1	0	0	1	0	CLKN/P			D1N/P	D0N/P																																																																																																																																																																																																																																																																													
		1	0	1	0	0	CLKP/N	D0P/N	D1P/N																																																																																																																																																																																																																																																																															
		1	0	1	1	0	CLKN/P	D0N/P	D1N/P																																																																																																																																																																																																																																																																															
		1	1	0	0	0	CLKP/N		D0P/N	D1P/N																																																																																																																																																																																																																																																																														
		1	1	0	1	0	CLKN/P		D0N/P	D1N/P																																																																																																																																																																																																																																																																														
		1	1	1	0	0	CLKP/N		D1P/N	D0P/N																																																																																																																																																																																																																																																																														
		1	1	1	1	0	CLKN/P		D1N/P	D0N/P																																																																																																																																																																																																																																																																														
		Others					Reserved																																																																																																																																																																																																																																																																																	
		LANSEL	I	- MIPI DSI Lane number selection pin LANSEL="1", MIPI DSI is 2 Lane mode LANSEL="0", MIPI DSI is 3 or 4 Lane mode																																																																																																																																																																																																																																																																																				
		RESX	I	- The external reset input. Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.																																																																																																																																																																																																																																																																																				

RS[1:0]	I	- Resolution selection pins <table border="1" data-bbox="467 277 1163 533"> <thead> <tr> <th>RS[1]</th><th>RS[0]</th><th>Resolution</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>600RGB x (480+4*N)</td></tr> <tr> <td>0</td><td>1</td><td>640RGB x (480+4*N)</td></tr> <tr> <td>1</td><td>0</td><td>720RGB x (480+4*N)</td></tr> </tbody> </table>	RS[1]	RS[0]	Resolution	0	0	600RGB x (480+4*N)	0	1	640RGB x (480+4*N)	1	0	720RGB x (480+4*N)				
RS[1]	RS[0]	Resolution																
0	0	600RGB x (480+4*N)																
0	1	640RGB x (480+4*N)																
1	0	720RGB x (480+4*N)																
BOOSTM[1:0]	I	- Power type selection pins <table border="1" data-bbox="451 604 1431 831"> <thead> <tr> <th>BOOSTM[1]</th><th>BOOSTM[0]</th><th>Power mode</th></tr> </thead> <tbody> <tr> <td>1</td><td>0</td><td>2 power External VDDI and VCI <i>Note 2</i></td></tr> <tr> <td>0</td><td>0</td><td rowspan="3">3 power External VDDI,VSP and VSN (VCI=VSP) <i>Note 1</i></td></tr> <tr> <td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td></tr> <tr> <td colspan="2">prohibited</td><td>-</td></tr> </tbody> </table> Note 1: VCI and VSP pads must be connected by external metal path. Note 2: Power voltage VCI VDDI is the requirement for power mode 3	BOOSTM[1]	BOOSTM[0]	Power mode	1	0	2 power External VDDI and VCI <i>Note 2</i>	0	0	3 power External VDDI,VSP and VSN (VCI=VSP) <i>Note 1</i>	0	1	1	1	prohibited		-
BOOSTM[1]	BOOSTM[0]	Power mode																
1	0	2 power External VDDI and VCI <i>Note 2</i>																
0	0	3 power External VDDI,VSP and VSN (VCI=VSP) <i>Note 1</i>																
0	1																	
1	1																	
prohibited		-																
RESX	I	- The external reset input. Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.																
TE	I	- Tearing effect output pin. Leave the pin open when not in use.																
VS	I/O	- Touch synchronization signal (VSOUT). Fix to VSS level when not in use.																
HS	I/O	- Touch synchronization signal (HSOUT). Fix to VSS level when not in use.																
LEDPWM	O	- The PWM frequency output for LED driver control. Leave the pin to open when not in use.																
CLKP CLKN	I	MIPI DSI differential clock pair (DSI-CLK+/-). If MIPI are not used, they should be connected to DGND.																
HS_D0P HS_D0N	I/O	MIPI DSI differential data pair (DSI-D0+/-). If MIPI are not used, they should be connected to DGND																
HS_D1P HS_D1N	I	MIPI DSI differential data pair (DSI-D1+/-). If MIPI are not used, they should be connected to DGND																
HS_D2P HS_D2N	I	MIPI DSI differential data pair (DSI-D2+/-). If MIPI are not used, they should be connected to DGND																
HS_D3P HS_D3N	I	MIPI DSI differential data pair (DSI-D3+/-).																

		If MIPI are not used, they should be connected to DGND										
Driver Output												
Pin Name	I/O	Description										
GOUT_L[22:1]	O	- Gate control signals for panel in left side of IC. Leave the pin open when not in use.										
GOUT_R[22:1]	O	- Gate control signals for panel in right side of IC. Leave the pin open when not in use.										
S[1:1080] S[2400:1321] S_RA S_LB	O	- Source output voltage signals applied to a LCD panel. Source output mapping with different resolution <table><tr><td>Display resolution</td><td>Source channels</td></tr><tr><td>720 (RGB)</td><td>S1 ~ S1080, S1321 ~ S2400</td></tr><tr><td>640 (RGB)</td><td>S1 ~ S960, S1441 ~ S2400</td></tr><tr><td>600 (RGB)</td><td>S1 ~ S900, S1501 ~ S2400</td></tr><tr><td>Zigzag</td><td>S1 ~ S1080, S1321 ~ S2400, S_RA,S_LB</td></tr></table>	Display resolution	Source channels	720 (RGB)	S1 ~ S1080, S1321 ~ S2400	640 (RGB)	S1 ~ S960, S1441 ~ S2400	600 (RGB)	S1 ~ S900, S1501 ~ S2400	Zigzag	S1 ~ S1080, S1321 ~ S2400, S_RA,S_LB
Display resolution	Source channels											
720 (RGB)	S1 ~ S1080, S1321 ~ S2400											
640 (RGB)	S1 ~ S960, S1441 ~ S2400											
600 (RGB)	S1 ~ S900, S1501 ~ S2400											
Zigzag	S1 ~ S1080, S1321 ~ S2400, S_RA,S_LB											
VCOM	O	-Regulator output for common voltage of panel NoteVcom pad(IC pad number 25~27) must connect to another side of the Vcom pad(IC pad number 582~584) via the FPC. You can connect a 2.2uF capacitor to keep stable.										
Charge Pump Pin												
Pin Name	I/O	Description										
AVDDR AVddb	I	-Power supply for Analog system You can connect a 2.2uF capacitor to keep stable.										
AVEER AVEEB	I	-Power supply for Analog system You can connect a 2.2uF capacitor to keep stable.										
VGH	O	- Output positive voltage from step-up circuit for the liquid crystal panel										
VGL	O	- Output negative voltage from step-up circuit for the liquid crystal panel.										
EXTP	O	- Control signal output to generate VSP / VSN.										
EXTN	O	- Control signal output to generate VSP / VSN.										
Power Pin												
Pin Name	I/O	Description										
VCI	I	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 3.3V You can connect a 2.2uF capacitor to keep stable.										
VDDIB VDDIR	I	- Power supply for I/O pads. Connect to an external 3.3V power supply of 1.65V to 3.3V You can connect a 1uF capacitor to keep stable.										

DVDD	O	- internal logic voltage output
VGMP/VGSP	O	- Output voltage generated from VSP. LDO output for positive gamma voltage generator.
VGMN/VGSN	O	- Output voltage generated from VSN. LDO output for negative gamma voltage generator.
VSSA	I	- System ground for analog circuit.
VSSAM	I	- System ground for MIPI circuit.
VSSR	I	- System ground for internal digital system.
VSSB	I	- System ground for DC/DC convertor.
DVSS	I	- System ground for Digital circuit.
VPP	I	- OTP programming power.

4.2. Output Bump Dimension

Au bump height : 9 μ m


Au bump size:

16 μ m x 65 μ m

Pad 609 to pad 3086


30 μ m x 43 μ m

Pad 1 to Pad 608




4.3. Input Bump Dimension

• Output Pads



Symbol	Item	Size
A	Bump Width	16 um
B	Bump Gap 1 (Horizontal)	17 um
C	Bump Height	65 um
D	Bump Gap 2 (Vertical)	27 um


• Input Pads




Symbol	Item	Size
E	Bump Width	30 um
F	Bump Gap	15um
G	Bump Height	43 um
H	Bump Pitch	45 um
	Bump thickness	9 um

4.4. Alignment Mark Dimension


- Alignment Mark ALIGN_L1 : (X,Y)=(-13706,346)




- Alignment Mark ALIGN_L2 : (X,Y)=(-13706,259)



- Alignment Mark ALIGN_R1 : (X,Y)=(+13706,346)



- Alignment Mark ALIGN_R2 : (X,Y)=(+13706,259)



4.5. Chip Information

Chip size	28060μm x830μm(include scribe line)
Chip thickness	200um
Pad Location	Pad center
Coordinate Origin	Chip center

GC Confidential

4.6. Pad Coordination

No.	Name	X	Y
1	DUMMY1	-13622.5	-340.5
2	DUMMY1	-13622.5	-340.5
3	GOUT_L[1]	-13577.5	-340.5
4	GOUT_L[2]	-13532.5	-340.5
5	GOUT_L[3]	-13487.5	-340.5
6	GOUT_L[4]	-13442.5	-340.5
7	GOUT_L[5]	-13397.5	-340.5
8	GOUT_L[6]	-13352.5	-340.5
9	GOUT_L[7]	-13307.5	-340.5
10	GOUT_L[8]	-13262.5	-340.5
11	GOUT_L[9]	-13217.5	-340.5
12	GOUT_L[10]	-13172.5	-340.5
13	GOUT_L[11]	-13127.5	-340.5
14	GOUT_L[12]	-13082.5	-340.5
15	GOUT_L[13]	-13037.5	-340.5
16	GOUT_L[14]	-12992.5	-340.5
17	GOUT_L[15]	-12947.5	-340.5
18	GOUT_L[16]	-12902.5	-340.5
19	GOUT_L[17]	-12857.5	-340.5
20	GOUT_L[18]	-12812.5	-340.5
21	GOUT_L[19]	-12767.5	-340.5
22	GOUT_L[20]	-12722.5	-340.5
23	GOUT_L[21]	-12677.5	-340.5
24	GOUT_L[22]	-12632.5	-340.5
25	VCOM	-12587.5	-340.5
26	VCOM	-12542.5	-340.5
27	VCOM	-12497.5	-340.5
28	VSSB	-12442.5	-340.5
29	VSSB	-12397.5	-340.5
30	VSSB	-12352.5	-340.5
31	VSSB	-12307.5	-340.5
32	VSSB	-12262.5	-340.5
33	VSSB	-12217.5	-340.5
34	VSSB	-12172.5	-340.5
35	VSSB	-12127.5	-340.5
36	VSSB	-12082.5	-340.5
37	VSSB	-12037.5	-340.5
38	VDDMA	-11992.5	-340.5
39	VDDMA	-11947.5	-340.5
40	VSSAM	-11902.5	-340.5
41	DON	-11857.5	-340.5
42	DON	-11812.5	-340.5
43	DON	-11767.5	-340.5
44	DON	-11722.5	-340.5
45	DON	-11677.5	-340.5
46	DON	-11632.5	-340.5
47	DOP	-11587.5	-340.5
48	DOP	-11542.5	-340.5
49	DOP	-11497.5	-340.5
50	DOP	-11452.5	-340.5
51	DOP	-11407.5	-340.5
52	DOP	-11362.5	-340.5
53	VSSAM	-11317.5	-340.5
54	D1N	-11272.5	-340.5
55	D1N	-11227.5	-340.5
56	D1N	-11182.5	-340.5
57	D1N	-11137.5	-340.5
58	D1N	-11092.5	-340.5
59	D1N	-11047.5	-340.5
60	D1P	-11002.5	-340.5
61	D1P	-10957.5	-340.5
62	D1P	-10912.5	-340.5
63	D1P	-10867.5	-340.5
64	D1P	-10822.5	-340.5
65	D1P	-10777.5	-340.5
66	VSSAM	-10732.5	-340.5
67	CLKN	-10687.5	-340.5
68	CLKN	-10642.5	-340.5

No.	Name	X	Y
69	CLKN	-10597.5	-340.5
70	CLKN	-10552.5	-340.5
71	CLKN	-10507.5	-340.5
72	CLKN	-10462.5	-340.5
73	CLKP	-10417.5	-340.5
74	CLKP	-10372.5	-340.5
75	CLKP	-10327.5	-340.5
76	CLKP	-10282.5	-340.5
77	CLKP	-10237.5	-340.5
78	CLKP	-10192.5	-340.5
79	VSSAM	-10147.5	-340.5
80	D2N	-10102.5	-340.5
81	D2N	-10057.5	-340.5
82	D2N	-10012.5	-340.5
83	D2N	-9967.5	-340.5
84	D2N	-9922.5	-340.5
85	D2N	-9877.5	-340.5
86	D2P	-9832.5	-340.5
87	D2P	-9787.5	-340.5
88	D2P	-9742.5	-340.5
89	D2P	-9697.5	-340.5
90	D2P	-9652.5	-340.5
91	D2P	-9607.5	-340.5
92	VSSAM	-9562.5	-340.5
93	D3N	-9517.5	-340.5
94	D3N	-9472.5	-340.5
95	D3N	-9427.5	-340.5
96	D3N	-9382.5	-340.5
97	D3N	-9337.5	-340.5
98	D3N	-9292.5	-340.5
99	D3P	-9247.5	-340.5
100	D3P	-9202.5	-340.5
101	D3P	-9157.5	-340.5
102	D3P	-9112.5	-340.5
103	D3P	-9067.5	-340.5
104	D3P	-9022.5	-340.5
105	VSSAM	-8977.5	-340.5
106	VSSAM	-8932.5	-340.5
107	VSSAM	-8887.5	-340.5
108	VSSAM	-8842.5	-340.5
109	VSSAM	-8797.5	-340.5
110	VSSAM	-8752.5	-340.5
111	VSSAM	-8707.5	-340.5
112	VSSAM	-8662.5	-340.5
113	VSSAM	-8617.5	-340.5
114	VSSAM	-8572.5	-340.5
115	VSSAM	-8527.5	-340.5
116	VSSAM	-8482.5	-340.5
117	AVEEB	-8437.5	-340.5
118	AVEEB	-8392.5	-340.5
119	AVEEB	-8347.5	-340.5
120	AVEEB	-8302.5	-340.5
121	AVEEB	-8257.5	-340.5
122	AVEEB	-8212.5	-340.5
123	AVEEB	-8167.5	-340.5
124	AVEEB	-8122.5	-340.5
125	AVEEB	-8077.5	-340.5
126	AVEEB	-8032.5	-340.5
127	AVEEB	-7987.5	-340.5
128	AVEEB	-7942.5	-340.5
129	AVDDDB	-7897.5	-340.5
130	AVDDDB	-7852.5	-340.5
131	AVDDDB	-7807.5	-340.5
132	AVDDDB	-7762.5	-340.5
133	AVDDDB	-7717.5	-340.5
134	AVDDDB	-7672.5	-340.5
135	AVDDDB	-7627.5	-340.5
136	AVDDDB	-7582.5	-340.5

No.	Name	X	Y
137	AVDDDB	-7537.5	-340.5
138	AVDDDB	-7492.5	-340.5
139	AVDDDB	-7447.5	-340.5
140	AVDDDB	-7402.5	-340.5
141	VSSB	-7357.5	-340.5
142	VSSB	-7312.5	-340.5
143	VSSB	-7267.5	-340.5
144	VSSB	-7222.5	-340.5
145	VSSB	-7177.5	-340.5
146	VSSB	-7132.5	-340.5
147	VSSB	-7087.5	-340.5
148	VSSB	-7042.5	-340.5
149	VSSB	-6997.5	-340.5
150	VSSB	-6952.5	-340.5
151	VSSB	-6907.5	-340.5
152	VSSB	-6862.5	-340.5
153	VSSB	-6817.5	-340.5
154	VSSB	-6772.5	-340.5
155	VSSB	-6727.5	-340.5
156	DVSS	-6682.5	-340.5
157	DVSS	-6637.5	-340.5
158	DVSS	-6592.5	-340.5
159	DVSS	-6547.5	-340.5
160	DVSS	-6502.5	-340.5
161	DVSS	-6457.5	-340.5
162	DVSS	-6412.5	-340.5
163	DVSS	-6367.5	-340.5
164	DVSS	-6322.5	-340.5
165	DVSS	-6277.5	-340.5
166	DVSS	-6232.5	-340.5
167	DVSS	-6187.5	-340.5
168	DVSS	-6142.5	-340.5
169	DVSS	-6097.5	-340.5
170	DVSS	-6052.5	-340.5
171	VDDIB	-6007.5	-340.5
172	VDDIB	-5962.5	-340.5
173	VDDIB	-5917.5	-340.5
174	VDDIB	-5872.5	-340.5
175	VDDIB	-5827.5	-340.5
176	VDDIB	-5782.5	-340.5
177	VDDIB	-5737.5	-340.5
178	VDDIB	-5692.5	-340.5
179	VDDIB	-5647.5	-340.5
180	VDDIB	-5602.5	-340.5
181	VDDIB	-5557.5	-340.5
182	VDDIB	-5512.5	-340.5
183	VDDIB	-5467.5	-340.5
184	VDDIB	-5422.5	-340.5
185	VDDIB	-5377.5	-340.5
186	MVDDL	-5332.5	-340.5
187	MVDDL	-5287.5	-340.5
188	DUMMY	-5242.5	-340.5
189	DUMMY	-5197.5	-340.5
190	DUMMY	-5152.5	-340.5
191	DUMMY	-5107.5	-340.5
192	DUMMY	-5062.5	-340.5
193	DUMMY	-5017.5	-340.5
194	TESTN_L	-4972.5	-340.5
195	TESTN_L	-4927.5	-340.5
196	AVEEB	-4882.5	-340.5
197	AVEEB	-4837.5	-340.5
198	AVEEB	-4792.5	-340.5
199	AVEEB	-4747.5	-340.5
200	AVEEB	-4702.5	-340.5
201	DUMMY	-4657.5	-340.5
202	DUMMY	-4612.5	-340.5
203	DUMMY	-4567.5	-340.5
204	AVDDDB	-4522.5	-340.5

No.	Name	X	Y
205	AVDDDB	-4477.5	-340.5
206	AVDDDB	-4432.5	-340.5
207	AVDDDB	-4387.5	-340.5
208	AVDDDB	-4342.5	-340.5
209	TESTP_L	-4297.5	-340.5
210	TESTP_L	-4252.5	-340.5
211	VSSR	-4207.5	-340.5
212	VSSR	-4162.5	-340.5
213	VSSR	-4117.5	-340.5
214	VSSR	-4072.5	-340.5
215	VSSR	-4027.5	-340.5
216	VSSR	-3982.5	-340.5
217	VSSR	-3937.5	-340.5
218	VSSR	-3892.5	-340.5
219	VSSR	-3847.5	-340.5
220	VSSR	-3802.5	-340.5
221	DUMMY	-3757.5	-340.5
222	DUMMY	-3712.5	-340.5
223	VDDIR	-3667.5	-340.5
224	VDDIR	-3622.5	-340.5
225	VDDIR	-3577.5	-340.5
226	VDDIR	-3532.5	-340.5
227	VDDIR	-3487.5	-340.5
228	VDDIR	-3442.5	-340.5
229	VSSB	-3397.5	-340.5
230	VSSB	-3352.5	-340.5
231	VSSB	-3307.5	-340.5
232	VSSB	-3262.5	-340.5
233	VSSB	-3217.5	-340.5
234	VSSB	-3172.5	-340.5
235	DUMMY	-3127.5	-340.5
236	DUMMY	-3082.5	-340.5
237	DUMMY	-3037.5	-340.5
238	DUMMY	-2992.5	-340.5
239	DUMMY	-2947.5	-340.5
240	DUMMY	-2902.5	-340.5
241	DUMMY	-2857.5	-340.5
242	DUMMY	-2812.5	-340.5
243	DUMMY	-2767.5	-340.5
244	DUMMY	-2722.5	-340.5
245	DUMMY	-2677.5	-340.5
246	DUMMY	-2632.5	-340.5
247	DUMMY	-2587.5	-340.5
248	DUMMY	-2542.5	-340.5
249	DUMMY	-2497.5	-340.5
250	DUMMY	-2452.5	-340.5
251	DUMMY	-2407.5	-340.5
252	DUMMY	-2362.5	-340.5
253	DUMMY	-2317.5	-340.5
254	DUMMY	-2272.5	-340.5
255	DUMMY	-2227.5	-340.5
256	DUMMY	-2182.5	-340.5
257	HS	-2137.5	-340.5
258	HS	-2092.5	-340.5
259	VS	-2047.5	-340.5
260	VS	-2002.5	-340.5
261	DUMMY	-1957.5	-340.5
262	DUMMY	-1912.5	-340.5
263	DUMMY	-1867.5	-340.5
264	DUMMY	-1822.5	-340.5
265	DUMMY	-1777.5	-340.5
266	DUMMY	-1732.5	-340.5
267	DUMMY	-1687.5	-340.5
268	DUMMY	-1642.5	-340.5
269	DUMMY	-1597.5	-340.5
270	DUMMY	-1552.5	-340.5
271	DUMMY	-1507.5	-340.5
272	DUMMY	-1462.5	-340.5

No.	Name	X	Y
273	DUMMY	-1417.5	-340.5
274	DUMMY	-1372.5	-340.5
275	LEDPWM	-1327.5	-340.5
276	LEDPWM	-1282.5	-340.5
277	LEDPWM	-1237.5	-340.5
278	LEDPWM	-1192.5	-340.5
279	TE	-1147.5	-340.5
280	TE	-1102.5	-340.5
281	TE	-1057.5	-340.5
282	TE	-1012.5	-340.5
283	TE	-967.5	-340.5
284	TE	-922.5	-340.5
285	TE1	-877.5	-340.5
286	TE1	-832.5	-340.5
287	TE1	-787.5	-340.5
288	TE1	-742.5	-340.5
289	TE1	-697.5	-340.5
290	TE1	-652.5	-340.5
291	RESX	-607.5	-340.5
292	RESX	-562.5	-340.5
293	RESX	-517.5	-340.5
294	RESX	-472.5	-340.5
295	DUMMY	-427.5	-340.5
296	DUMMY	-382.5	-340.5
297	DUMMY	-337.5	-340.5
298	DUMMY	-292.5	-340.5
299	OSC_TEST0	-247.5	-340.5
300	OSC_TEST0	-202.5	-340.5
301	OSC_TEST1	-157.5	-340.5
302	OSC_TEST1	-112.5	-340.5
303	IM[0]	-67.5	-340.5
304	IM[0]	-22.5	-340.5
305	VDDIB	22.5	-340.5
306	VDDIB	67.5	-340.5
307	IM[1]	112.5	-340.5
308	IM[1]	157.5	-340.5
309	IM[2]	202.5	-340.5
310	IM[2]	247.5	-340.5
311	RS[0]	292.5	-340.5
312	RS[0]	337.5	-340.5
313	VDDIB	382.5	-340.5
314	VDDIB	427.5	-340.5
315	RS[1]	472.5	-340.5
316	RS[1]	517.5	-340.5
317	VSSB	562.5	-340.5
318	VSSB	607.5	-340.5
319	LANSEL	652.5	-340.5
320	LANSEL	697.5	-340.5
321	VDDIB	742.5	-340.5
322	VDDIB	787.5	-340.5
323	BOOSTM[0]	832.5	-340.5
324	BOOSTM[0]	877.5	-340.5
325	DUMMY	922.5	-340.5
326	DUMMY	967.5	-340.5
327	BOOSTM[1]	1012.5	-340.5
328	BOOSTM[1]	1057.5	-340.5
329	VDDIB	1102.5	-340.5
330	VDDIB	1147.5	-340.5
331	VDDIB	1192.5	-340.5
332	VDDIB	1237.5	-340.5
333	VDDIB	1282.5	-340.5
334	VDDIB	1327.5	-340.5
335	VDDIB	1372.5	-340.5
336	VDDIB	1417.5	-340.5
337	VDDIB	1462.5	-340.5
338	VDDIB	1507.5	-340.5
339	VSSB	1552.5	-340.5
340	VSSB	1597.5	-340.5

No.	Name	X	Y
341	VSSB	1642.5	-340.5
342	VSSB	1687.5	-340.5
343	VSSB	1732.5	-340.5
344	VSSB	1777.5	-340.5
345	VSSB	1822.5	-340.5
346	VSSB	1867.5	-340.5
347	VSSB	1912.5	-340.5
348	VSSB	1957.5	-340.5
349	VSSB	2002.5	-340.5
350	VSSB	2047.5	-340.5
351	VSSB	2092.5	-340.5
352	VSSB	2137.5	-340.5
353	VSSB	2182.5	-340.5
354	VSSB	2227.5	-340.5
355	VSSB	2272.5	-340.5
356	VSSB	2317.5	-340.5
357	VSSB	2362.5	-340.5
358	VSSB	2407.5	-340.5
359	EXTN	2452.5	-340.5
360	EXTN	2497.5	-340.5
361	EXTN	2542.5	-340.5
362	EXTN	2587.5	-340.5
363	EXTN	2632.5	-340.5
364	EXTN	2677.5	-340.5
365	EXTN	2722.5	-340.5
366	EXTN	2767.5	-340.5
367	EXTP	2812.5	-340.5
368	EXTP	2857.5	-340.5
369	EXTP	2902.5	-340.5
370	EXTP	2947.5	-340.5
371	EXTP	2992.5	-340.5
372	EXTP	3037.5	-340.5
373	EXTP	3082.5	-340.5
374	EXTP	3127.5	-340.5
375	VCI	3172.5	-340.5
376	VCI	3217.5	-340.5
377	VCI	3262.5	-340.5
378	VCI	3307.5	-340.5
379	VCI	3352.5	-340.5
380	VCI	3397.5	-340.5
381	MTP_PWR	3442.5	-340.5
382	MTP_PWR	3487.5	-340.5
383	VSSB	3532.5	-340.5
384	VSSB	3577.5	-340.5
385	VSSB	3622.5	-340.5
386	VSSB	3667.5	-340.5
387	VSSB	3712.5	-340.5
388	VSSB	3757.5	-340.5
389	VSSB	3802.5	-340.5
390	VSSB	3847.5	-340.5
391	VSSB	3892.5	-340.5
392	VSSB	3937.5	-340.5
393	VSSB	3982.5	-340.5
394	VSSB	4027.5	-340.5
395	VSSB	4072.5	-340.5
396	VDDIB	4117.5	-340.5
397	VDDIB	4162.5	-340.5
398	VDDIB	4207.5	-340.5
399	VDDIB	4252.5	-340.5
400	VDDIB	4297.5	-340.5
401	VDDIB	4342.5	-340.5
402	VDDIB	4387.5	-340.5
403	VDDIB	4432.5	-340.5
404	VDDIB	4477.5	-340.5
405	VDDIB	4522.5	-340.5
406	VDDIB	4567.5	-340.5
407	TESTN_R	4612.5	-340.5
408	TESTN_R	4657.5	-340.5

No.	Name	X	Y
409	TESTN_R	4702.5	-340.5
410	VGMP	4747.5	-340.5
411	VGMP	4792.5	-340.5
412	VGMP	4837.5	-340.5
413	VGSN	4882.5	-340.5
414	VGSN	4927.5	-340.5
415	VGSN	4972.5	-340.5
416	VSSR	5017.5	-340.5
417	VSSR	5062.5	-340.5
418	VSSR	5107.5	-340.5
419	VSSR	5152.5	-340.5
420	VSSR	5197.5	-340.5
421	VGMP	5242.5	-340.5
422	VGMP	5287.5	-340.5
423	VGMP	5332.5	-340.5
424	VGMP	5377.5	-340.5
425	VGMP	5422.5	-340.5
426	VGMP	5467.5	-340.5
427	VGMP	5512.5	-340.5
428	VGMP	5557.5	-340.5
429	VSSB	5602.5	-340.5
430	VSSB	5647.5	-340.5
431	VSSB	5692.5	-340.5
432	VSSB	5737.5	-340.5
433	VSSB	5782.5	-340.5
434	DVSS	5827.5	-340.5
435	DVSS	5872.5	-340.5
436	DVSS	5917.5	-340.5
437	DVSS	5962.5	-340.5
438	DVSS	6007.5	-340.5
439	DVSS	6052.5	-340.5
440	DVSS	6097.5	-340.5
441	VDDIR	6142.5	-340.5
442	VDDIR	6187.5	-340.5
443	VDDIR	6232.5	-340.5
444	VDDIR	6277.5	-340.5
445	VDDIR	6322.5	-340.5
446	VDDIR	6367.5	-340.5
447	VDDIR	6412.5	-340.5
448	AVDDB	6457.5	-340.5
449	AVDDB	6502.5	-340.5
450	AVDDB	6547.5	-340.5
451	AVDDB	6592.5	-340.5
452	AVDDB	6637.5	-340.5
453	AVDDB	6682.5	-340.5
454	AVDDB	6727.5	-340.5
455	AVDDR	6772.5	-340.5
456	AVDDR	6817.5	-340.5
457	AVDDR	6862.5	-340.5
458	AVDDR	6907.5	-340.5
459	AVDDR	6952.5	-340.5
460	AVDDR	6997.5	-340.5
461	AVDDR	7042.5	-340.5
462	AVEEB	7087.5	-340.5
463	AVEEB	7132.5	-340.5
464	AVEEB	7177.5	-340.5
465	AVEEB	7222.5	-340.5
466	AVEEB	7267.5	-340.5
467	AVEEB	7312.5	-340.5
468	AVEEB	7357.5	-340.5
469	AVEER	7402.5	-340.5
470	AVEER	7447.5	-340.5
471	AVEER	7492.5	-340.5
472	AVEER	7537.5	-340.5
473	AVEER	7582.5	-340.5
474	AVEER	7627.5	-340.5
475	AVEER	7672.5	-340.5
476	VGSP	7717.5	-340.5

No.	Name	X	Y
477	VGSP	7762.5	-340.5
478	VGSP	7807.5	-340.5
479	VGSP	7852.5	-340.5
480	VGSP	7897.5	-340.5
481	VGSP	7942.5	-340.5
482	VGSP	7987.5	-340.5
483	TESTP_R	8032.5	-340.5
484	TESTP_R	8077.5	-340.5
485	TESTP_R	8122.5	-340.5
486	TESTP_R	8167.5	-340.5
487	TESTP_R	8212.5	-340.5
488	TESTP_R	8257.5	-340.5
489	TESTP_R	8302.5	-340.5
490	DVDD	8347.5	-340.5
491	DVDD	8392.5	-340.5
492	DVDD	8437.5	-340.5
493	DVDD	8482.5	-340.5
494	DVDD	8527.5	-340.5
495	DVDD	8572.5	-340.5
496	DVDD	8617.5	-340.5
497	VDDGH	8662.5	-340.5
498	VDDGH	8707.5	-340.5
499	VDDGH	8752.5	-340.5
500	VDDGH	8797.5	-340.5
501	VDDGH	8842.5	-340.5
502	VDDGH	8887.5	-340.5
503	VDDGH	8932.5	-340.5
504	DUMMY	8977.5	-340.5
505	DUMMY	9022.5	-340.5
506	DUMMY	9067.5	-340.5
507	DUMMY	9112.5	-340.5
508	DUMMY	9157.5	-340.5
509	DUMMY	9202.5	-340.5
510	DUMMY	9247.5	-340.5
511	DUMMY	9292.5	-340.5
512	DUMMY	9337.5	-340.5
513	DUMMY	9382.5	-340.5
514	DUMMY	9427.5	-340.5
515	DUMMY	9472.5	-340.5
516	VSSB	9517.5	-340.5
517	VSSB	9562.5	-340.5
518	VSSB	9607.5	-340.5
519	VSSB	9652.5	-340.5
520	VSSB	9697.5	-340.5
521	VSSB	9742.5	-340.5
522	VSSB	9787.5	-340.5
523	VSSB	9832.5	-340.5
524	VGL	9877.5	-340.5
525	VGL	9922.5	-340.5
526	VGL	9967.5	-340.5
527	VGL	10012.5	-340.5
528	VGL	10057.5	-340.5
529	VGL	10102.5	-340.5
530	VGL	10147.5	-340.5
531	VGH	10192.5	-340.5
532	VGH	10237.5	-340.5
533	VGH	10282.5	-340.5
534	VGH	10327.5	-340.5
535	VGH	10372.5	-340.5
536	VGH	10417.5	-340.5
537	VGH	10462.5	-340.5
538	VGH	10507.5	-340.5
539	VGH	10552.5	-340.5
540	VGH	10597.5	-340.5
541	VGH	10642.5	-340.5
542	VGH	10687.5	-340.5
543	VGH	10732.5	-340.5
544	VGH	10777.5	-340.5

No.	Name	X	Y
545	AVDDB	10822.5	-340.5
546	AVDDB	10867.5	-340.5
547	AVDDB	10912.5	-340.5
548	AVDDB	10957.5	-340.5
549	AVDDB	11002.5	-340.5
550	AVDDB	11047.5	-340.5
551	AVDDB	11092.5	-340.5
552	AVEEB	11137.5	-340.5
553	AVEEB	11182.5	-340.5
554	AVEEB	11227.5	-340.5
555	AVEEB	11272.5	-340.5
556	AVEEB	11317.5	-340.5
557	AVEEB	11362.5	-340.5
558	VDDIB	11407.5	-340.5
559	VDDIB	11452.5	-340.5
560	VDDIB	11497.5	-340.5
561	VDDIB	11542.5	-340.5
562	VDDIB	11587.5	-340.5
563	VDDIB	11632.5	-340.5
564	VDDIB	11677.5	-340.5
565	DUMMY	11722.5	-340.5
566	DUMMY	11767.5	-340.5
567	DUMMY	11812.5	-340.5
568	DUMMY	11857.5	-340.5
569	DUMMY	11902.5	-340.5
570	DUMMY	11947.5	-340.5
571	DUMMY	11992.5	-340.5
572	VSSB	12037.5	-340.5
573	VSSB	12082.5	-340.5
574	VSSB	12127.5	-340.5
575	VSSB	12172.5	-340.5
576	VSSB	12217.5	-340.5
577	VSSB	12262.5	-340.5
578	DUMMY	12307.5	-340.5
579	DUMMY	12352.5	-340.5
580	DUMMYR1	12397.5	-340.5
581	DUMMYR1	12442.5	-340.5
582	VCOM	12497.5	-340.5
583	VCOM	12542.5	-340.5
584	VCOM	12587.5	-340.5
585	GOUT_R[22]	12632.5	-340.5
586	GOUT_R[21]	12677.5	-340.5
587	GOUT_R[20]	12722.5	-340.5
588	GOUT_R[19]	12767.5	-340.5
589	GOUT_R[18]	12812.5	-340.5
590	GOUT_R[17]	12857.5	-340.5
591	GOUT_R[16]	12902.5	-340.5
592	GOUT_R[15]	12947.5	-340.5
593	GOUT_R[14]	12992.5	-340.5
594	GOUT_R[13]	13037.5	-340.5
595	GOUT_R[12]	13082.5	-340.5
596	GOUT_R[11]	13127.5	-340.5
597	GOUT_R[10]	13172.5	-340.5
598	GOUT_R[9]	13217.5	-340.5
599	GOUT_R[8]	13262.5	-340.5
600	GOUT_R[7]	13307.5	-340.5
601	GOUT_R[6]	13352.5	-340.5
602	GOUT_R[5]	13397.5	-340.5
603	GOUT_R[4]	13442.5	-340.5
604	GOUT_R[3]	13487.5	-340.5
605	GOUT_R[2]	13532.5	-340.5
606	GOUT_R[1]	13577.5	-340.5
607	DUMMY2	13622.5	-340.5
608	DUMMY2	13622.5	-340.5
609	DUMMY19	13623.5	152.5
610	DUMMY20	13612.5	244.5
611	DUMMY21	13601.5	336.5
612	DUMMY22	13590.5	152.5

GC9702C Datasheet

No.	Name	X	Y
613	DUMMY23	13579.5	244.5
614	DUMMY24	13568.5	336.5
615	DUMMY25	13557.5	152.5
616	DUMMY26	13546.5	244.5
617	S_RA	13535.5	336.5
618	S<2400>	13524.5	152.5
619	S<2399>	13513.5	244.5
620	S<2398>	13502.5	336.5
621	S<2397>	13491.5	152.5
622	S<2396>	13480.5	244.5
623	S<2395>	13469.5	336.5
624	S<2394>	13458.5	152.5
625	S<2393>	13447.5	244.5
626	S<2392>	13436.5	336.5
627	S<2391>	13425.5	152.5
628	S<2390>	13414.5	244.5
629	S<2389>	13403.5	336.5
630	S<2388>	13392.5	152.5
631	S<2387>	13381.5	244.5
632	S<2386>	13370.5	336.5
633	S<2385>	13359.5	152.5
634	S<2384>	13348.5	244.5
635	S<2383>	13337.5	336.5
636	S<2382>	13326.5	152.5
637	S<2381>	13315.5	244.5
638	S<2380>	13304.5	336.5
639	S<2379>	13293.5	152.5
640	S<2378>	13282.5	244.5
641	S<2377>	13271.5	336.5
642	S<2376>	13260.5	152.5
643	S<2375>	13249.5	244.5
644	S<2374>	13238.5	336.5
645	S<2373>	13227.5	152.5
646	S<2372>	13216.5	244.5
647	S<2371>	13205.5	336.5
648	S<2370>	13194.5	152.5
649	S<2369>	13183.5	244.5
650	S<2368>	13172.5	336.5
651	S<2367>	13161.5	152.5
652	S<2366>	13150.5	244.5
653	S<2365>	13139.5	336.5
654	S<2364>	13128.5	152.5
655	S<2363>	13117.5	244.5
656	S<2362>	13106.5	336.5
657	S<2361>	13095.5	152.5
658	S<2360>	13084.5	244.5
659	S<2359>	13073.5	336.5
660	S<2358>	13062.5	152.5
661	S<2357>	13051.5	244.5
662	S<2356>	13040.5	336.5
663	S<2355>	13029.5	152.5
664	S<2354>	13018.5	244.5
665	S<2353>	13007.5	336.5
666	S<2352>	12996.5	152.5
667	S<2351>	12985.5	244.5
668	S<2350>	12974.5	336.5
669	S<2349>	12963.5	152.5
670	S<2348>	12952.5	244.5
671	S<2347>	12941.5	336.5
672	S<2346>	12930.5	152.5
673	S<2345>	12919.5	244.5
674	S<2344>	12908.5	336.5
675	S<2343>	12897.5	152.5
676	S<2342>	12886.5	244.5
677	S<2341>	12875.5	336.5
678	S<2340>	12864.5	152.5
679	S<2339>	12853.5	244.5
680	S<2338>	12842.5	336.5

No.	Name	X	Y
681	S<2337>	12831.5	152.5
682	S<2336>	12820.5	244.5
683	S<2335>	12809.5	336.5
684	S<2334>	12798.5	152.5
685	S<2333>	12787.5	244.5
686	S<2332>	12776.5	336.5
687	S<2331>	12765.5	152.5
688	S<2330>	12754.5	244.5
689	S<2329>	12743.5	336.5
690	S<2328>	12732.5	152.5
691	S<2327>	12721.5	244.5
692	S<2326>	12710.5	336.5
693	S<2325>	12699.5	152.5
694	S<2324>	12688.5	244.5
695	S<2323>	12677.5	336.5
696	S<2322>	12666.5	152.5
697	S<2321>	12655.5	244.5
698	S<2320>	12644.5	336.5
699	S<2319>	12633.5	152.5
700	S<2318>	12622.5	244.5
701	S<2317>	12611.5	336.5
702	S<2316>	12600.5	152.5
703	S<2315>	12589.5	244.5
704	S<2314>	12578.5	336.5
705	S<2313>	12567.5	152.5
706	S<2312>	12556.5	244.5
707	S<2311>	12545.5	336.5
708	S<2310>	12534.5	152.5
709	S<2309>	12523.5	244.5
710	S<2308>	12512.5	336.5
711	S<2307>	12501.5	152.5
712	S<2306>	12490.5	244.5
713	S<2305>	12479.5	336.5
714	S<2304>	12468.5	152.5
715	S<2303>	12457.5	244.5
716	S<2302>	12446.5	336.5
717	S<2301>	12435.5	152.5
718	S<2300>	12424.5	244.5
719	S<2299>	12413.5	336.5
720	S<2298>	12402.5	152.5
721	S<2297>	12391.5	244.5
722	S<2296>	12380.5	336.5
723	S<2295>	12369.5	152.5
724	S<2294>	12358.5	244.5
725	S<2293>	12347.5	336.5
726	S<2292>	12336.5	152.5
727	S<2291>	12325.5	244.5
728	S<2290>	12314.5	336.5
729	S<2289>	12303.5	152.5
730	S<2288>	12292.5	244.5
731	S<2287>	12281.5	336.5
732	S<2286>	12270.5	152.5
733	S<2285>	12259.5	244.5
734	S<2284>	12248.5	336.5
735	S<2283>	12237.5	152.5
736	S<2282>	12226.5	244.5
737	S<2281>	12215.5	336.5
738	S<2280>	12204.5	152.5
739	S<2279>	12193.5	244.5
740	S<2278>	12182.5	336.5
741	S<2277>	12171.5	152.5
742	S<2276>	12160.5	244.5
743	S<2275>	12149.5	336.5
744	S<2274>	12138.5	152.5
745	S<2273>	12127.5	244.5
746	S<2272>	12116.5	336.5
747	S<2271>	12105.5	152.5
748	S<2270>	12094.5	244.5

No.	Name	X	Y
749	S<2269>	12083.5	336.5
750	S<2268>	12072.5	152.5
751	S<2267>	12061.5	244.5
752	S<2266>	12050.5	336.5
753	S<2265>	12039.5	152.5
754	S<2264>	12028.5	244.5
755	S<2263>	12017.5	336.5
756	S<2262>	12006.5	152.5
757	S<2261>	11995.5	244.5
758	S<2260>	11984.5	336.5
759	S<2259>	11973.5	152.5
760	S<2258>	11962.5	244.5
761	S<2257>	11951.5	336.5
762	S<2256>	11940.5	152.5
763	S<2255>	11929.5	244.5
764	S<2254>	11918.5	336.5
765	S<2253>	11907.5	152.5
766	S<2252>	11896.5	244.5
767	S<2251>	11885.5	336.5
768	S<2250>	11874.5	152.5
769	S<2249>	11863.5	244.5
770	S<2248>	11852.5	336.5
771	S<2247>	11841.5	152.5
772	S<2246>	11830.5	244.5
773	S<2245>	11819.5	336.5
774	S<2244>	11808.5	152.5
775	S<2243>	11797.5	244.5
776	S<2242>	11786.5	336.5
777	S<2241>	11775.5	152.5
778	S<2240>	11764.5	244.5
779	S<2239>	11753.5	336.5
780	S<2238>	11742.5	152.5
781	S<2237>	11731.5	244.5
782	S<2236>	11720.5	336.5
783	S<2235>	11709.5	152.5
784	S<2234>	11698.5	244.5
785	S<2233>	11687.5	336.5
786	S<2232>	11676.5	152.5
787	S<2231>	11665.5	244.5
788	S<2230>	11654.5	336.5
789	S<2229>	11643.5	152.5
790	S<2228>	11632.5	244.5
791	S<2227>	11621.5	336.5
792	S<2226>	11610.5	152.5
793	S<2225>	11599.5	244.5
794	S<2224>	11588.5	336.5
795	S<2223>	11577.5	152.5
796	S<2222>	11566.5	244.5
797	S<2221>	11555.5	336.5
798	S<2220>	11544.5	152.5
799	S<2219>	11533.5	244.5
800	S<2218>	11522.5	336.5
801	S<2217>	11511.5	152.5
802	S<2216>	11500.5	244.5
803	S<2215>	11489.5	336.5
804	S<2214>	11478.5	152.5
805	S<2213>	11467.5	244.5
806	S<2212>	11456.5	336.5
807	S<2211>	11445.5	152.5
808	S<2210>	11434.5	244.5
809	S<2209>	11423.5	336.5
810	S<2208>	11412.5	152.5
811	S<2207>	11401.5	244.5
812	S<2206>	11390.5	336.5
813	S<2205>	11379.5	152.5
814	S<2204>	11368.5	244.5
815	S<2203>	11357.5	336.5
816	S<2202>	11346.5	152.5

No.	Name	X	Y
817	S<2201>	11335.5	244.5
818	S<2200>	11324.5	336.5
819	S<2199>	11313.5	152.5
820	S<2198>	11302.5	244.5
821	S<2197>	11291.5	336.5
822	S<2196>	11280.5	152.5
823	S<2195>	11269.5	244.5
824	S<2194>	11258.5	336.5
825	S<2193>	11247.5	152.5
826	S<2192>	11236.5	244.5
827	S<2191>	11225.5	336.5
828	S<2190>	11214.5	152.5
829	S<2189>	11203.5	244.5
830	S<2188>	11192.5	336.5
831	S<2187>	11181.5	152.5
832	S<2186>	11170.5	244.5
833	S<2185>	11159.5	336.5
834	S<2184>	11148.5	152.5
835	S<2183>	11137.5	244.5
836	S<2182>	11126.5	336.5
837	S<2181>	11115.5	152.5
838	S<2180>	11104.5	244.5
839	S<2179>	11093.5	336.5
840	S<2178>	11082.5	152.5
841	S<2177>	11071.5	244.5
842	S<2176>	11060.5	336.5
843	S<2175>	11049.5	152.5
844	S<2174>	11038.5	244.5
845	S<2173>	11027.5	336.5
846	S<2172>	11016.5	152.5
847	S<2171>	11005.5	244.5
848	S<2170>	10994.5	336.5
849	S<2169>	10983.5	152.5
850	S<2168>	10972.5	244.5
851	S<2167>	10961.5	336.5
852	S<2166>	10950.5	152.5
853	S<2165>	10939.5	244.5
854	S<2164>	10928.5	336.5
855	S<2163>	10917.5	152.5
856	S<2162>	10906.5	244.5
857	S<2161>	10895.5	336.5
858	S<2160>	10884.5	152.5
859	S<2159>	10873.5	244.5
860	S<2158>	10862.5	336.5
861	S<2157>	10851.5	152.5
862	S<2156>	10840.5	244.5
863	S<2155>	10829.5	336.5
864	S<2154>	10818.5	152.5
865	S<2153>	10807.5	244.5
866	S<2152>	10796.5	336.5
867	S<2151>	10785.5	152.5
868	S<2150>	10774.5	244.5
869	S<2149>	10763.5	336.5
870	S<2148>	10752.5	152.5
871	S<2147>	10741.5	244.5
872	S<2146>	10730.5	336.5
873	S<2145>	10719.5	152.5
874	S<2144>	10708.5	244.5
875	S<2143>	10697.5	336.5
876	S<2142>	10686.5	152.5
877	S<2141>	10675.5	244.5
878	S<2140>	10664.5	336.5
879	S<2139>	10653.5	152.5
880	S<2138>	10642.5	244.5
881	S<2137>	10631.5	336.5
882	S<2136>	10620.5	152.5
883	S<2135>	10609.5	244.5
884	S<2134>	10598.5	336.5

No.	Name	X	Y
885	S<2133>	10587.5	152.5
886	S<2132>	10576.5	244.5
887	S<2131>	10565.5	336.5
888	S<2130>	10554.5	152.5
889	S<2129>	10543.5	244.5
890	S<2128>	10532.5	336.5
891	S<2127>	10521.5	152.5
892	S<2126>	10510.5	244.5
893	S<2125>	10499.5	336.5
894	S<2124>	10488.5	152.5
895	S<2123>	10477.5	244.5
896	S<2122>	10466.5	336.5
897	S<2121>	10455.5	152.5
898	S<2120>	10444.5	244.5
899	S<2119>	10433.5	336.5
900	S<2118>	10422.5	152.5
901	S<2117>	10411.5	244.5
902	S<2116>	10400.5	336.5
903	S<2115>	10389.5	152.5
904	S<2114>	10378.5	244.5
905	S<2113>	10367.5	336.5
906	S<2112>	10356.5	152.5
907	S<2111>	10345.5	244.5
908	S<2110>	10334.5	336.5
909	S<2109>	10323.5	152.5
910	S<2108>	10312.5	244.5
911	S<2107>	10301.5	336.5
912	S<2106>	10290.5	152.5
913	S<2105>	10279.5	244.5
914	S<2104>	10268.5	336.5
915	S<2103>	10257.5	152.5
916	S<2102>	10246.5	244.5
917	S<2101>	10235.5	336.5
918	S<2100>	10224.5	152.5
919	S<2099>	10213.5	244.5
920	S<2098>	10202.5	336.5
921	S<2097>	10191.5	152.5
922	S<2096>	10180.5	244.5
923	S<2095>	10169.5	336.5
924	S<2094>	10158.5	152.5
925	S<2093>	10147.5	244.5
926	S<2092>	10136.5	336.5
927	S<2091>	10125.5	152.5
928	S<2090>	10114.5	244.5
929	S<2089>	10103.5	336.5
930	S<2088>	10092.5	152.5
931	S<2087>	10081.5	244.5
932	S<2086>	10070.5	336.5
933	S<2085>	10059.5	152.5
934	S<2084>	10048.5	244.5
935	S<2083>	10037.5	336.5
936	S<2082>	10026.5	152.5
937	S<2081>	10015.5	244.5
938	S<2080>	10004.5	336.5
939	S<2079>	9993.5	152.5
940	S<2078>	9982.5	244.5
941	S<2077>	9971.5	336.5
942	S<2076>	9960.5	152.5
943	S<2075>	9949.5	244.5
944	S<2074>	9938.5	336.5
945	S<2073>	9927.5	152.5
946	S<2072>	9916.5	244.5
947	S<2071>	9905.5	336.5
948	S<2070>	9894.5	152.5
949	S<2069>	9883.5	244.5
950	S<2068>	9872.5	336.5
951	S<2067>	9861.5	152.5
952	S<2066>	9850.5	244.5

No.	Name	X	Y
953	S<2065>	9839.5	336.5
954	S<2064>	9828.5	152.5
955	S<2063>	9817.5	244.5
956	S<2062>	9806.5	336.5
957	S<2061>	9795.5	152.5
958	S<2060>	9784.5	244.5
959	S<2059>	9773.5	336.5
960	S<2058>	9762.5	152.5
961	S<2057>	9751.5	244.5
962	S<2056>	9740.5	336.5
963	S<2055>	9729.5	152.5
964	S<2054>	9718.5	244.5
965	S<2053>	9707.5	336.5
966	S<2052>	9696.5	152.5
967	S<2051>	9685.5	244.5
968	S<2050>	9674.5	336.5
969	S<2049>	9663.5	152.5
970	S<2048>	9652.5	244.5
971	S<2047>	9641.5	336.5
972	S<2046>	9630.5	152.5
973	S<2045>	9619.5	244.5
974	S<2044>	9608.5	336.5
975	S<2043>	9597.5	152.5
976	S<2042>	9586.5	244.5
977	S<2041>	9575.5	336.5
978	S<2040>	9564.5	152.5
979	S<2039>	9553.5	244.5
980	S<2038>	9542.5	336.5
981	S<2037>	9531.5	152.5
982	S<2036>	9520.5	244.5
983	S<2035>	9509.5	336.5
984	S<2034>	9498.5	152.5
985	S<2033>	9487.5	244.5
986	S<2032>	9476.5	336.5
987	S<2031>	9465.5	152.5
988	S<2030>	9454.5	244.5
989	S<2029>	9443.5	336.5
990	S<2028>	9432.5	152.5
991	S<2027>	9421.5	244.5
992	S<2026>	9410.5	336.5
993	S<2025>	9399.5	152.5
994	S<2024>	9388.5	244.5
995	S<2023>	9377.5	336.5
996	S<2022>	9366.5	152.5
997	S<2021>	9355.5	244.5
998	S<2020>	9344.5	336.5
999	S<2019>	9333.5	152.5
1000	S<2018>	9322.5	244.5
1001	S<2017>	9311.5	336.5
1002	S<2016>	9300.5	152.5
1003	S<2015>	9289.5	244.5
1004	S<2014>	9278.5	336.5
1005	S<2013>	9267.5	152.5
1006	S<2012>	9256.5	244.5
1007	S<2011>	9245.5	336.5
1008	S<2010>	9234.5	152.5
1009	S<2009>	9223.5	244.5
1010	S<2008>	9212.5	336.5
1011	S<2007>	9201.5	152.5
1012	S<2006>	9190.5	244.5
1013	S<2005>	9179.5	336.5
1014	S<2004>	9168.5	152.5
1015	S<2003>	9157.5	244.5
1016	S<2002>	9146.5	336.5
1017	S<2001>	9135.5	152.5
1018	S<2000>	9124.5	244.5
1019	S<1999>	9113.5	336.5
1020	S<1998>	9102.5	152.5

No.	Name	X	Y
1021	S<1997>	9091.5	244.5
1022	S<1996>	9080.5	336.5
1023	S<1995>	9069.5	152.5
1024	S<1994>	9058.5	244.5
1025	S<1993>	9047.5	336.5
1026	S<1992>	9036.5	152.5
1027	S<1991>	9025.5	244.5
1028	S<1990>	9014.5	336.5
1029	S<1989>	9003.5	152.5
1030	S<1988>	8992.5	244.5
1031	S<1987>	8981.5	336.5
1032	S<1986>	8970.5	152.5
1033	S<1985>	8959.5	244.5
1034	S<1984>	8948.5	336.5
1035	S<1983>	8937.5	152.5
1036	S<1982>	8926.5	244.5
1037	S<1981>	8915.5	336.5
1038	S<1980>	8904.5	152.5
1039	S<1979>	8893.5	244.5
1040	S<1978>	8882.5	336.5
1041	S<1977>	8871.5	152.5
1042	S<1976>	8860.5	244.5
1043	S<1975>	8849.5	336.5
1044	S<1974>	8838.5	152.5
1045	S<1973>	8827.5	244.5
1046	S<1972>	8816.5	336.5
1047	S<1971>	8805.5	152.5
1048	S<1970>	8794.5	244.5
1049	S<1969>	8783.5	336.5
1050	S<1968>	8772.5	152.5
1051	S<1967>	8761.5	244.5
1052	S<1966>	8750.5	336.5
1053	S<1965>	8739.5	152.5
1054	S<1964>	8728.5	244.5
1055	S<1963>	8717.5	336.5
1056	S<1962>	8706.5	152.5
1057	S<1961>	8695.5	244.5
1058	S<1960>	8684.5	336.5
1059	S<1959>	8673.5	152.5
1060	S<1958>	8662.5	244.5
1061	S<1957>	8651.5	336.5
1062	S<1956>	8640.5	152.5
1063	S<1955>	8629.5	244.5
1064	S<1954>	8618.5	336.5
1065	S<1953>	8607.5	152.5
1066	S<1952>	8596.5	244.5
1067	S<1951>	8585.5	336.5
1068	S<1950>	8574.5	152.5
1069	S<1949>	8563.5	244.5
1070	S<1948>	8552.5	336.5
1071	S<1947>	8541.5	152.5
1072	S<1946>	8530.5	244.5
1073	S<1945>	8519.5	336.5
1074	S<1944>	8508.5	152.5
1075	S<1943>	8497.5	244.5
1076	S<1942>	8486.5	336.5
1077	S<1941>	8475.5	152.5
1078	S<1940>	8464.5	244.5
1079	S<1939>	8453.5	336.5
1080	S<1938>	8442.5	152.5
1081	S<1937>	8431.5	244.5
1082	S<1936>	8420.5	336.5
1083	S<1935>	8409.5	152.5
1084	S<1934>	8398.5	244.5
1085	S<1933>	8387.5	336.5
1086	S<1932>	8376.5	152.5
1087	S<1931>	8365.5	244.5
1088	S<1930>	8354.5	336.5

No.	Name	X	Y
1089	S<1929>	8343.5	152.5
1090	S<1928>	8332.5	244.5
1091	S<1927>	8321.5	336.5
1092	S<1926>	8310.5	152.5
1093	S<1925>	8299.5	244.5
1094	S<1924>	8288.5	336.5
1095	S<1923>	8277.5	152.5
1096	S<1922>	8266.5	244.5
1097	S<1921>	8255.5	336.5
1098	S<1920>	8244.5	152.5
1099	S<1919>	8233.5	244.5
1100	S<1918>	8222.5	336.5
1101	S<1917>	8211.5	152.5
1102	S<1916>	8200.5	244.5
1103	S<1915>	8189.5	336.5
1104	S<1914>	8178.5	152.5
1105	S<1913>	8167.5	244.5
1106	S<1912>	8156.5	336.5
1107	S<1911>	8145.5	152.5
1108	S<1910>	8134.5	244.5
1109	S<1909>	8123.5	336.5
1110	S<1908>	8112.5	152.5
1111	S<1907>	8101.5	244.5
1112	S<1906>	8090.5	336.5
1113	S<1905>	8079.5	152.5
1114	S<1904>	8068.5	244.5
1115	S<1903>	8057.5	336.5
1116	S<1902>	8046.5	152.5
1117	S<1901>	8035.5	244.5
1118	S<1900>	8024.5	336.5
1119	S<1899>	8013.5	152.5
1120	S<1898>	8002.5	244.5
1121	S<1897>	7991.5	336.5
1122	S<1896>	7980.5	152.5
1123	S<1895>	7969.5	244.5
1124	S<1894>	7958.5	336.5
1125	S<1893>	7947.5	152.5
1126	S<1892>	7936.5	244.5
1127	S<1891>	7925.5	336.5
1128	S<1890>	7914.5	152.5
1129	S<1889>	7903.5	244.5
1130	S<1888>	7892.5	336.5
1131	S<1887>	7881.5	152.5
1132	S<1886>	7870.5	244.5
1133	S<1885>	7859.5	336.5
1134	S<1884>	7848.5	152.5
1135	S<1883>	7837.5	244.5
1136	S<1882>	7826.5	336.5
1137	S<1881>	7815.5	152.5
1138	S<1880>	7804.5	244.5
1139	S<1879>	7793.5	336.5
1140	S<1878>	7782.5	152.5
1141	S<1877>	7771.5	244.5
1142	S<1876>	7760.5	336.5
1143	S<1875>	7749.5	152.5
1144	S<1874>	7738.5	244.5
1145	S<1873>	7727.5	336.5
1146	S<1872>	7716.5	152.5
1147	S<1871>	7705.5	244.5
1148	S<1870>	7694.5	336.5
1149	S<1869>	7683.5	152.5
1150	S<1868>	7672.5	244.5
1151	S<1867>	7661.5	336.5
1152	S<1866>	7650.5	152.5
1153	S<1865>	7639.5	244.5
1154	S<1864>	7628.5	336.5
1155	S<1863>	7617.5	152.5
1156	S<1862>	7606.5	244.5

No.	Name	X	Y
1157	S<1861>	7595.5	336.5
1158	S<1860>	7584.5	152.5
1159	S<1859>	7573.5	244.5
1160	S<1858>	7562.5	336.5
1161	S<1857>	7551.5	152.5
1162	S<1856>	7540.5	244.5
1163	S<1855>	7529.5	336.5
1164	S<1854>	7518.5	152.5
1165	S<1853>	7507.5	244.5
1166	S<1852>	7496.5	336.5
1167	S<1851>	7485.5	152.5
1168	S<1850>	7474.5	244.5
1169	S<1849>	7463.5	336.5
1170	S<1848>	7452.5	152.5
1171	S<1847>	7441.5	244.5
1172	S<1846>	7430.5	336.5
1173	S<1845>	7419.5	152.5
1174	S<1844>	7408.5	244.5
1175	S<1843>	7397.5	336.5
1176	S<1842>	7386.5	152.5
1177	S<1841>	7375.5	244.5
1178	S<1840>	7364.5	336.5
1179	S<1839>	7353.5	152.5
1180	S<1838>	7342.5	244.5
1181	S<1837>	7331.5	336.5
1182	S<1836>	7320.5	152.5
1183	S<1835>	7309.5	244.5
1184	S<1834>	7298.5	336.5
1185	S<1833>	7287.5	152.5
1186	S<1832>	7276.5	244.5
1187	S<1831>	7265.5	336.5
1188	S<1830>	7254.5	152.5
1189	S<1829>	7243.5	244.5
1190	S<1828>	7232.5	336.5
1191	S<1827>	7221.5	152.5
1192	S<1826>	7210.5	244.5
1193	S<1825>	7199.5	336.5
1194	S<1824>	7188.5	152.5
1195	S<1823>	7177.5	244.5
1196	S<1822>	7166.5	336.5
1197	S<1821>	7155.5	152.5
1198	S<1820>	7144.5	244.5
1199	S<1819>	7133.5	336.5
1200	S<1818>	7122.5	152.5
1201	S<1817>	7111.5	244.5
1202	S<1816>	7100.5	336.5
1203	S<1815>	7089.5	152.5
1204	S<1814>	7078.5	244.5
1205	S<1813>	7067.5	336.5
1206	S<1812>	7056.5	152.5
1207	S<1811>	7045.5	244.5
1208	S<1810>	7034.5	336.5
1209	S<1809>	7023.5	152.5
1210	S<1808>	7012.5	244.5
1211	S<1807>	7001.5	336.5
1212	S<1806>	6990.5	152.5
1213	S<1805>	6979.5	244.5
1214	S<1804>	6968.5	336.5
1215	S<1803>	6957.5	152.5
1216	S<1802>	6946.5	244.5
1217	S<1801>	6935.5	336.5
1218	DUMMY27	6924.5	152.5
1219	DUMMY28	6913.5	244.5
1220	DUMMY29	6902.5	336.5
1221	DUMMY30	6891.5	152.5
1222	DUMMY31	6880.5	244.5
1223	DUMMY32	6869.5	336.5
1224	DUMMY33	6858.5	152.5

No.	Name	X	Y
1225	DUMMY34	6847.5	244.5
1226	DUMMY35	6836.5	336.5
1227	DUMMY36	6825.5	152.5
1228	DUMMY37	6814.5	244.5
1229	DUMMY38	6803.5	336.5
1230	DUMMY39	6792.5	152.5
1231	DUMMY40	6781.5	244.5
1232	DUMMY41	6770.5	336.5
1233	DUMMY42	6759.5	152.5
1234	DUMMY43	6748.5	244.5
1235	DUMMY44	6737.5	336.5
1236	S<1800>	6726.5	152.5
1237	S<1799>	6715.5	244.5
1238	S<1798>	6704.5	336.5
1239	S<1797>	6693.5	152.5
1240	S<1796>	6682.5	244.5
1241	S<1795>	6671.5	336.5
1242	S<1794>	6660.5	152.5
1243	S<1793>	6649.5	244.5
1244	S<1792>	6638.5	336.5
1245	S<1791>	6627.5	152.5
1246	S<1790>	6616.5	244.5
1247	S<1789>	6605.5	336.5
1248	S<1788>	6594.5	152.5
1249	S<1787>	6583.5	244.5
1250	S<1786>	6572.5	336.5
1251	S<1785>	6561.5	152.5
1252	S<1784>	6550.5	244.5
1253	S<1783>	6539.5	336.5
1254	S<1782>	6528.5	152.5
1255	S<1781>	6517.5	244.5
1256	S<1780>	6506.5	336.5
1257	S<1779>	6495.5	152.5
1258	S<1778>	6484.5	244.5
1259	S<1777>	6473.5	336.5
1260	S<1776>	6462.5	152.5
1261	S<1775>	6451.5	244.5
1262	S<1774>	6440.5	336.5
1263	S<1773>	6429.5	152.5
1264	S<1772>	6418.5	244.5
1265	S<1771>	6407.5	336.5
1266	S<1770>	6396.5	152.5
1267	S<1769>	6385.5	244.5
1268	S<1768>	6374.5	336.5
1269	S<1767>	6363.5	152.5
1270	S<1766>	6352.5	244.5
1271	S<1765>	6341.5	336.5
1272	S<1764>	6330.5	152.5
1273	S<1763>	6319.5	244.5
1274	S<1762>	6308.5	336.5
1275	S<1761>	6297.5	152.5
1276	S<1760>	6286.5	244.5
1277	S<1759>	6275.5	336.5
1278	S<1758>	6264.5	152.5
1279	S<1757>	6253.5	244.5
1280	S<1756>	6242.5	336.5
1281	S<1755>	6231.5	152.5
1282	S<1754>	6220.5	244.5
1283	S<1753>	6209.5	336.5
1284	S<1752>	6198.5	152.5
1285	S<1751>	6187.5	244.5
1286	S<1750>	6176.5	336.5
1287	S<1749>	6165.5	152.5
1288	S<1748>	6154.5	244.5
1289	S<1747>	6143.5	336.5
1290	S<1746>	6132.5	152.5
1291	S<1745>	6121.5	244.5
1292	S<1744>	6110.5	336.5

No.	Name	X	Y
1293	S<1743>	6099.5	152.5
1294	S<1742>	6088.5	244.5
1295	S<1741>	6077.5	336.5
1296	S<1740>	6066.5	152.5
1297	S<1739>	6055.5	244.5
1298	S<1738>	6044.5	336.5
1299	S<1737>	6033.5	152.5
1300	S<1736>	6022.5	244.5
1301	S<1735>	6011.5	336.5
1302	S<1734>	6000.5	152.5
1303	S<1733>	5989.5	244.5
1304	S<1732>	5978.5	336.5
1305	S<1731>	5967.5	152.5
1306	S<1730>	5956.5	244.5
1307	S<1729>	5945.5	336.5
1308	S<1728>	5934.5	152.5
1309	S<1727>	5923.5	244.5
1310	S<1726>	5912.5	336.5
1311	S<1725>	5901.5	152.5
1312	S<1724>	5890.5	244.5
1313	S<1723>	5879.5	336.5
1314	S<1722>	5868.5	152.5
1315	S<1721>	5857.5	244.5
1316	S<1720>	5846.5	336.5
1317	S<1719>	5835.5	152.5
1318	S<1718>	5824.5	244.5
1319	S<1717>	5813.5	336.5
1320	S<1716>	5802.5	152.5
1321	S<1715>	5791.5	244.5
1322	S<1714>	5780.5	336.5
1323	S<1713>	5769.5	152.5
1324	S<1712>	5758.5	244.5
1325	S<1711>	5747.5	336.5
1326	S<1710>	5736.5	152.5
1327	S<1709>	5725.5	244.5
1328	S<1708>	5714.5	336.5
1329	S<1707>	5703.5	152.5
1330	S<1706>	5692.5	244.5
1331	S<1705>	5681.5	336.5
1332	S<1704>	5670.5	152.5
1333	S<1703>	5659.5	244.5
1334	S<1702>	5648.5	336.5
1335	S<1701>	5637.5	152.5
1336	S<1700>	5626.5	244.5
1337	S<1699>	5615.5	336.5
1338	S<1698>	5604.5	152.5
1339	S<1697>	5593.5	244.5
1340	S<1696>	5582.5	336.5
1341	S<1695>	5571.5	152.5
1342	S<1694>	5560.5	244.5
1343	S<1693>	5549.5	336.5
1344	S<1692>	5538.5	152.5
1345	S<1691>	5527.5	244.5
1346	S<1690>	5516.5	336.5
1347	S<1689>	5505.5	152.5
1348	S<1688>	5494.5	244.5
1349	S<1687>	5483.5	336.5
1350	S<1686>	5472.5	152.5
1351	S<1685>	5461.5	244.5
1352	S<1684>	5450.5	336.5
1353	S<1683>	5439.5	152.5
1354	S<1682>	5428.5	244.5
1355	S<1681>	5417.5	336.5
1356	S<1680>	5406.5	152.5
1357	S<1679>	5395.5	244.5
1358	S<1678>	5384.5	336.5
1359	S<1677>	5373.5	152.5
1360	S<1676>	5362.5	244.5

No.	Name	X	Y
1361	S<1675>	5351.5	336.5
1362	S<1674>	5340.5	152.5
1363	S<1673>	5329.5	244.5
1364	S<1672>	5318.5	336.5
1365	S<1671>	5307.5	152.5
1366	S<1670>	5296.5	244.5
1367	S<1669>	5285.5	336.5
1368	S<1668>	5274.5	152.5
1369	S<1667>	5263.5	244.5
1370	S<1666>	5252.5	336.5
1371	S<1665>	5241.5	152.5
1372	S<1664>	5230.5	244.5
1373	S<1663>	5219.5	336.5
1374	S<1662>	5208.5	152.5
1375	S<1661>	5197.5	244.5
1376	S<1660>	5186.5	336.5
1377	S<1659>	5175.5	152.5
1378	S<1658>	5164.5	244.5
1379	S<1657>	5153.5	336.5
1380	S<1656>	5142.5	152.5
1381	S<1655>	5131.5	244.5
1382	S<1654>	5120.5	336.5
1383	S<1653>	5109.5	152.5
1384	S<1652>	5098.5	244.5
1385	S<1651>	5087.5	336.5
1386	S<1650>	5076.5	152.5
1387	S<1649>	5065.5	244.5
1388	S<1648>	5054.5	336.5
1389	S<1647>	5043.5	152.5
1390	S<1646>	5032.5	244.5
1391	S<1645>	5021.5	336.5
1392	S<1644>	5010.5	152.5
1393	S<1643>	4999.5	244.5
1394	S<1642>	4988.5	336.5
1395	S<1641>	4977.5	152.5
1396	S<1640>	4966.5	244.5
1397	S<1639>	4955.5	336.5
1398	S<1638>	4944.5	152.5
1399	S<1637>	4933.5	244.5
1400	S<1636>	4922.5	336.5
1401	S<1635>	4911.5	152.5
1402	S<1634>	4900.5	244.5
1403	S<1633>	4889.5	336.5
1404	S<1632>	4878.5	152.5
1405	S<1631>	4867.5	244.5
1406	S<1630>	4856.5	336.5
1407	S<1629>	4845.5	152.5
1408	S<1628>	4834.5	244.5
1409	S<1627>	4823.5	336.5
1410	S<1626>	4812.5	152.5
1411	S<1625>	4801.5	244.5
1412	S<1624>	4790.5	336.5
1413	S<1623>	4779.5	152.5
1414	S<1622>	4768.5	244.5
1415	S<1621>	4757.5	336.5
1416	S<1620>	4746.5	152.5
1417	S<1619>	4735.5	244.5
1418	S<1618>	4724.5	336.5
1419	S<1617>	4713.5	152.5
1420	S<1616>	4702.5	244.5
1421	S<1615>	4691.5	336.5
1422	S<1614>	4680.5	152.5
1423	S<1613>	4669.5	244.5
1424	S<1612>	4658.5	336.5
1425	S<1611>	4647.5	152.5
1426	S<1610>	4636.5	244.5
1427	S<1609>	4625.5	336.5
1428	S<1608>	4614.5	152.5

No.	Name	X	Y
1429	S<1607>	4603.5	244.5
1430	S<1606>	4592.5	336.5
1431	S<1605>	4581.5	152.5
1432	S<1604>	4570.5	244.5
1433	S<1603>	4559.5	336.5
1434	S<1602>	4548.5	152.5
1435	S<1601>	4537.5	244.5
1436	S<1600>	4526.5	336.5
1437	S<1599>	4515.5	152.5
1438	S<1598>	4504.5	244.5
1439	S<1597>	4493.5	336.5
1440	S<1596>	4482.5	152.5
1441	S<1595>	4471.5	244.5
1442	S<1594>	4460.5	336.5
1443	S<1593>	4449.5	152.5
1444	S<1592>	4438.5	244.5
1445	S<1591>	4427.5	336.5
1446	S<1590>	4416.5	152.5
1447	S<1589>	4405.5	244.5
1448	S<1588>	4394.5	336.5
1449	S<1587>	4383.5	152.5
1450	S<1586>	4372.5	244.5
1451	S<1585>	4361.5	336.5
1452	S<1584>	4350.5	152.5
1453	S<1583>	4339.5	244.5
1454	S<1582>	4328.5	336.5
1455	S<1581>	4317.5	152.5
1456	S<1580>	4306.5	244.5
1457	S<1579>	4295.5	336.5
1458	S<1578>	4284.5	152.5
1459	S<1577>	4273.5	244.5
1460	S<1576>	4262.5	336.5
1461	S<1575>	4251.5	152.5
1462	S<1574>	4240.5	244.5
1463	S<1573>	4229.5	336.5
1464	S<1572>	4218.5	152.5
1465	S<1571>	4207.5	244.5
1466	S<1570>	4196.5	336.5
1467	S<1569>	4185.5	152.5
1468	S<1568>	4174.5	244.5
1469	S<1567>	4163.5	336.5
1470	S<1566>	4152.5	152.5
1471	S<1565>	4141.5	244.5
1472	S<1564>	4130.5	336.5
1473	S<1563>	4119.5	152.5
1474	S<1562>	4108.5	244.5
1475	S<1561>	4097.5	336.5
1476	S<1560>	4086.5	152.5
1477	S<1559>	4075.5	244.5
1478	S<1558>	4064.5	336.5
1479	S<1557>	4053.5	152.5
1480	S<1556>	4042.5	244.5
1481	S<1555>	4031.5	336.5
1482	S<1554>	4020.5	152.5
1483	S<1553>	4009.5	244.5
1484	S<1552>	3998.5	336.5
1485	S<1551>	3987.5	152.5
1486	S<1550>	3976.5	244.5
1487	S<1549>	3965.5	336.5
1488	S<1548>	3954.5	152.5
1489	S<1547>	3943.5	244.5
1490	S<1546>	3932.5	336.5
1491	S<1545>	3921.5	152.5
1492	S<1544>	3910.5	244.5
1493	S<1543>	3899.5	336.5
1494	S<1542>	3888.5	152.5
1495	S<1541>	3877.5	244.5
1496	S<1540>	3866.5	336.5

No.	Name	X	Y
1497	S<1539>	3855.5	152.5
1498	S<1538>	3844.5	244.5
1499	S<1537>	3833.5	336.5
1500	S<1536>	3822.5	152.5
1501	S<1535>	3811.5	244.5
1502	S<1534>	3800.5	336.5
1503	S<1533>	3789.5	152.5
1504	S<1532>	3778.5	244.5
1505	S<1531>	3767.5	336.5
1506	S<1530>	3756.5	152.5
1507	S<1529>	3745.5	244.5
1508	S<1528>	3734.5	336.5
1509	S<1527>	3723.5	152.5
1510	S<1526>	3712.5	244.5
1511	S<1525>	3701.5	336.5
1512	S<1524>	3690.5	152.5
1513	S<1523>	3679.5	244.5
1514	S<1522>	3668.5	336.5
1515	S<1521>	3657.5	152.5
1516	S<1520>	3646.5	244.5
1517	S<1519>	3635.5	336.5
1518	S<1518>	3624.5	152.5
1519	S<1517>	3613.5	244.5
1520	S<1516>	3602.5	336.5
1521	S<1515>	3591.5	152.5
1522	S<1514>	3580.5	244.5
1523	S<1513>	3569.5	336.5
1524	S<1512>	3558.5	152.5
1525	S<1511>	3547.5	244.5
1526	S<1510>	3536.5	336.5
1527	S<1509>	3525.5	152.5
1528	S<1508>	3514.5	244.5
1529	S<1507>	3503.5	336.5
1530	S<1506>	3492.5	152.5
1531	S<1505>	3481.5	244.5
1532	S<1504>	3470.5	336.5
1533	S<1503>	3459.5	152.5
1534	S<1502>	3448.5	244.5
1535	S<1501>	3437.5	336.5
1536	S<1500>	3426.5	152.5
1537	S<1499>	3415.5	244.5
1538	S<1498>	3404.5	336.5
1539	S<1497>	3393.5	152.5
1540	S<1496>	3382.5	244.5
1541	S<1495>	3371.5	336.5
1542	S<1494>	3360.5	152.5
1543	S<1493>	3349.5	244.5
1544	S<1492>	3338.5	336.5
1545	S<1491>	3327.5	152.5
1546	S<1490>	3316.5	244.5
1547	S<1489>	3305.5	336.5
1548	S<1488>	3294.5	152.5
1549	S<1487>	3283.5	244.5
1550	S<1486>	3272.5	336.5
1551	S<1485>	3261.5	152.5
1552	S<1484>	3250.5	244.5
1553	S<1483>	3239.5	336.5
1554	S<1482>	3228.5	152.5
1555	S<1481>	3217.5	244.5
1556	S<1480>	3206.5	336.5
1557	S<1479>	3195.5	152.5
1558	S<1478>	3184.5	244.5
1559	S<1477>	3173.5	336.5
1560	S<1476>	3162.5	152.5
1561	S<1475>	3151.5	244.5
1562	S<1474>	3140.5	336.5
1563	S<1473>	3129.5	152.5
1564	S<1472>	3118.5	244.5

No.	Name	X	Y
1565	S<1471>	3107.5	336.5
1566	S<1470>	3096.5	152.5
1567	S<1469>	3085.5	244.5
1568	S<1468>	3074.5	336.5
1569	S<1467>	3063.5	152.5
1570	S<1466>	3052.5	244.5
1571	S<1465>	3041.5	336.5
1572	S<1464>	3030.5	152.5
1573	S<1463>	3019.5	244.5
1574	S<1462>	3008.5	336.5
1575	S<1461>	2997.5	152.5
1576	S<1460>	2986.5	244.5
1577	S<1459>	2975.5	336.5
1578	S<1458>	2964.5	152.5
1579	S<1457>	2953.5	244.5
1580	S<1456>	2942.5	336.5
1581	S<1455>	2931.5	152.5
1582	S<1454>	2920.5	244.5
1583	S<1453>	2909.5	336.5
1584	S<1452>	2898.5	152.5
1585	S<1451>	2887.5	244.5
1586	S<1450>	2876.5	336.5
1587	S<1449>	2865.5	152.5
1588	S<1448>	2854.5	244.5
1589	S<1447>	2843.5	336.5
1590	S<1446>	2832.5	152.5
1591	S<1445>	2821.5	244.5
1592	S<1444>	2810.5	336.5
1593	S<1443>	2799.5	152.5
1594	S<1442>	2788.5	244.5
1595	S<1441>	2777.5	336.5
1596	S<1440>	2766.5	152.5
1597	S<1439>	2755.5	244.5
1598	S<1438>	2744.5	336.5
1599	S<1437>	2733.5	152.5
1600	S<1436>	2722.5	244.5
1601	S<1435>	2711.5	336.5
1602	S<1434>	2700.5	152.5
1603	S<1433>	2689.5	244.5
1604	S<1432>	2678.5	336.5
1605	S<1431>	2667.5	152.5
1606	S<1430>	2656.5	244.5
1607	S<1429>	2645.5	336.5
1608	S<1428>	2634.5	152.5
1609	S<1427>	2623.5	244.5
1610	S<1426>	2612.5	336.5
1611	S<1425>	2601.5	152.5
1612	S<1424>	2590.5	244.5
1613	S<1423>	2579.5	336.5
1614	S<1422>	2568.5	152.5
1615	S<1421>	2557.5	244.5
1616	S<1420>	2546.5	336.5
1617	S<1419>	2535.5	152.5
1618	S<1418>	2524.5	244.5
1619	S<1417>	2513.5	336.5
1620	S<1416>	2502.5	152.5
1621	S<1415>	2491.5	244.5
1622	S<1414>	2480.5	336.5
1623	S<1413>	2469.5	152.5
1624	S<1412>	2458.5	244.5
1625	S<1411>	2447.5	336.5
1626	S<1410>	2436.5	152.5
1627	S<1409>	2425.5	244.5
1628	S<1408>	2414.5	336.5
1629	S<1407>	2403.5	152.5
1630	S<1406>	2392.5	244.5
1631	S<1405>	2381.5	336.5
1632	S<1404>	2370.5	152.5

No.	Name	X	Y
1633	S<1403>	2359.5	244.5
1634	S<1402>	2348.5	336.5
1635	S<1401>	2337.5	152.5
1636	S<1400>	2326.5	244.5
1637	S<1399>	2315.5	336.5
1638	S<1398>	2304.5	152.5
1639	S<1397>	2293.5	244.5
1640	S<1396>	2282.5	336.5
1641	S<1395>	2271.5	152.5
1642	S<1394>	2260.5	244.5
1643	S<1393>	2249.5	336.5
1644	S<1392>	2238.5	152.5
1645	S<1391>	2227.5	244.5
1646	S<1390>	2216.5	336.5
1647	S<1389>	2205.5	152.5
1648	S<1388>	2194.5	244.5
1649	S<1387>	2183.5	336.5
1650	S<1386>	2172.5	152.5
1651	S<1385>	2161.5	244.5
1652	S<1384>	2150.5	336.5
1653	S<1383>	2139.5	152.5
1654	S<1382>	2128.5	244.5
1655	S<1381>	2117.5	336.5
1656	S<1380>	2106.5	152.5
1657	S<1379>	2095.5	244.5
1658	S<1378>	2084.5	336.5
1659	S<1377>	2073.5	152.5
1660	S<1376>	2062.5	244.5
1661	S<1375>	2051.5	336.5
1662	S<1374>	2040.5	152.5
1663	S<1373>	2029.5	244.5
1664	S<1372>	2018.5	336.5
1665	S<1371>	2007.5	152.5
1666	S<1370>	1996.5	244.5
1667	S<1369>	1985.5	336.5
1668	S<1368>	1974.5	152.5
1669	S<1367>	1963.5	244.5
1670	S<1366>	1952.5	336.5
1671	S<1365>	1941.5	152.5
1672	S<1364>	1930.5	244.5
1673	S<1363>	1919.5	336.5
1674	S<1362>	1908.5	152.5
1675	S<1361>	1897.5	244.5
1676	S<1360>	1886.5	336.5
1677	S<1359>	1875.5	152.5
1678	S<1358>	1864.5	244.5
1679	S<1357>	1853.5	336.5
1680	S<1356>	1842.5	152.5
1681	S<1355>	1831.5	244.5
1682	S<1354>	1820.5	336.5
1683	S<1353>	1809.5	152.5
1684	S<1352>	1798.5	244.5
1685	S<1351>	1787.5	336.5
1686	S<1350>	1776.5	152.5
1687	S<1349>	1765.5	244.5
1688	S<1348>	1754.5	336.5
1689	S<1347>	1743.5	152.5
1690	S<1346>	1732.5	244.5
1691	S<1345>	1721.5	336.5
1692	S<1344>	1710.5	152.5
1693	S<1343>	1699.5	244.5
1694	S<1342>	1688.5	336.5
1695	S<1341>	1677.5	152.5
1696	S<1340>	1666.5	244.5
1697	S<1339>	1655.5	336.5
1698	S<1338>	1644.5	152.5
1699	S<1337>	1633.5	244.5
1700	S<1336>	1622.5	336.5

No.	Name	X	Y
1701	S<1335>	1611.5	152.5
1702	S<1334>	1600.5	244.5
1703	S<1333>	1589.5	336.5
1704	S<1332>	1578.5	152.5
1705	S<1331>	1567.5	244.5
1706	S<1330>	1556.5	336.5
1707	S<1329>	1545.5	152.5
1708	S<1328>	1534.5	244.5
1709	S<1327>	1523.5	336.5
1710	S<1326>	1512.5	152.5
1711	S<1325>	1501.5	244.5
1712	S<1324>	1490.5	336.5
1713	S<1323>	1479.5	152.5
1714	S<1322>	1468.5	244.5
1715	S<1321>	1457.5	336.5
1716	S<1320>	1446.5	152.5
1717	S<1319>	1435.5	244.5
1718	S<1318>	1424.5	336.5
1719	S<1317>	1413.5	152.5
1720	S<1316>	1402.5	244.5
1721	S<1315>	1391.5	336.5
1722	S<1314>	1380.5	152.5
1723	S<1313>	1369.5	244.5
1724	S<1312>	1358.5	336.5
1725	S<1311>	1347.5	152.5
1726	S<1310>	1336.5	244.5
1727	S<1309>	1325.5	336.5
1728	S<1308>	1314.5	152.5
1729	S<1307>	1303.5	244.5
1730	S<1306>	1292.5	336.5
1731	S<1305>	1281.5	152.5
1732	S<1304>	1270.5	244.5
1733	S<1303>	1259.5	336.5
1734	S<1302>	1248.5	152.5
1735	S<1301>	1237.5	244.5
1736	S<1300>	1226.5	336.5
1737	S<1299>	1215.5	152.5
1738	S<1298>	1204.5	244.5
1739	S<1297>	1193.5	336.5
1740	S<1296>	1182.5	152.5
1741	S<1295>	1171.5	244.5
1742	S<1294>	1160.5	336.5
1743	S<1293>	1149.5	152.5
1744	S<1292>	1138.5	244.5
1745	S<1291>	1127.5	336.5
1746	S<1290>	1116.5	152.5
1747	S<1289>	1105.5	244.5
1748	S<1288>	1094.5	336.5
1749	S<1287>	1083.5	152.5
1750	S<1286>	1072.5	244.5
1751	S<1285>	1061.5	336.5
1752	S<1284>	1050.5	152.5
1753	S<1283>	1039.5	244.5
1754	S<1282>	1028.5	336.5
1755	S<1281>	1017.5	152.5
1756	S<1280>	1006.5	244.5
1757	S<1279>	995.5	336.5
1758	S<1278>	984.5	152.5
1759	S<1277>	973.5	244.5
1760	S<1276>	962.5	336.5
1761	S<1275>	951.5	152.5
1762	S<1274>	940.5	244.5
1763	S<1273>	929.5	336.5
1764	S<1272>	918.5	152.5
1765	S<1271>	907.5	244.5
1766	S<1270>	896.5	336.5
1767	S<1269>	885.5	152.5
1768	S<1268>	874.5	244.5

No.	Name	X	Y
1769	S<1267>	863.5	336.5
1770	S<1266>	852.5	152.5
1771	S<1265>	841.5	244.5
1772	S<1264>	830.5	336.5
1773	S<1263>	819.5	152.5
1774	S<1262>	808.5	244.5
1775	S<1261>	797.5	336.5
1776	S<1260>	786.5	152.5
1777	S<1259>	775.5	244.5
1778	S<1258>	764.5	336.5
1779	S<1257>	753.5	152.5
1780	S<1256>	742.5	244.5
1781	S<1255>	731.5	336.5
1782	S<1254>	720.5	152.5
1783	S<1253>	709.5	244.5
1784	S<1252>	698.5	336.5
1785	S<1251>	687.5	152.5
1786	S<1250>	676.5	244.5
1787	S<1249>	665.5	336.5
1788	S<1248>	654.5	152.5
1789	S<1247>	643.5	244.5
1790	S<1246>	632.5	336.5
1791	S<1245>	621.5	152.5
1792	S<1244>	610.5	244.5
1793	S<1243>	599.5	336.5
1794	S<1242>	588.5	152.5
1795	S<1241>	577.5	244.5
1796	S<1240>	566.5	336.5
1797	S<1239>	555.5	152.5
1798	S<1238>	544.5	244.5
1799	S<1237>	533.5	336.5
1800	S<1236>	522.5	152.5
1801	S<1235>	511.5	244.5
1802	S<1234>	500.5	336.5
1803	S<1233>	489.5	152.5
1804	S<1232>	478.5	244.5
1805	S<1231>	467.5	336.5
1806	S<1230>	456.5	152.5
1807	S<1229>	445.5	244.5
1808	S<1228>	434.5	336.5
1809	S<1227>	423.5	152.5
1810	S<1226>	412.5	244.5
1811	S<1225>	401.5	336.5
1812	S<1224>	390.5	152.5
1813	S<1223>	379.5	244.5
1814	S<1222>	368.5	336.5
1815	S<1221>	357.5	152.5
1816	S<1220>	346.5	244.5
1817	S<1219>	335.5	336.5
1818	S<1218>	324.5	152.5
1819	S<1217>	313.5	244.5
1820	S<1216>	302.5	336.5
1821	S<1215>	291.5	152.5
1822	S<1214>	280.5	244.5
1823	S<1213>	269.5	336.5
1824	S<1212>	258.5	152.5
1825	S<1211>	247.5	244.5
1826	S<1210>	236.5	336.5
1827	S<1209>	225.5	152.5
1828	S<1208>	214.5	244.5
1829	S<1207>	203.5	336.5
1830	S<1206>	192.5	152.5
1831	S<1205>	181.5	244.5
1832	S<1204>	170.5	336.5
1833	S<1203>	159.5	152.5
1834	S<1202>	148.5	244.5
1835	S<1201>	137.5	336.5
1836	DUMMY45	126.5	152.5

GC9702C Datasheet

No.	Name	X	Y
1837	DUMMY46	115.5	244.5
1838	DUMMY47	104.5	336.5
1839	DUMMY48	93.5	152.5
1840	DUMMY49	82.5	244.5
1841	DUMMY50	71.5	336.5
1842	DUMMY51	60.5	152.5
1843	DUMMY52	49.5	244.5
1844	DUMMY53	38.5	336.5
1845	DUMMY54	27.5	152.5
1846	DUMMY55	16.5	244.5
1847	DUMMY56	5.5	336.5
1848	DUMMY57	-5.5	152.5
1849	DUMMY58	-16.5	244.5
1850	DUMMY59	-27.5	336.5
1851	DUMMY60	-38.5	152.5
1852	DUMMY61	-49.5	244.5
1853	DUMMY62	-60.5	336.5
1854	DUMMY63	-71.5	152.5
1855	DUMMY64	-82.5	244.5
1856	DUMMY65	-93.5	336.5
1857	DUMMY66	-104.5	152.5
1858	DUMMY67	-115.5	244.5
1859	DUMMY68	-126.5	336.5
1860	S<1200>	-137.5	152.5
1861	S<1199>	-148.5	244.5
1862	S<1198>	-159.5	336.5
1863	S<1197>	-170.5	152.5
1864	S<1196>	-181.5	244.5
1865	S<1195>	-192.5	336.5
1866	S<1194>	-203.5	152.5
1867	S<1193>	-214.5	244.5
1868	S<1192>	-225.5	336.5
1869	S<1191>	-236.5	152.5
1870	S<1190>	-247.5	244.5
1871	S<1189>	-258.5	336.5
1872	S<1188>	-269.5	152.5
1873	S<1187>	-280.5	244.5
1874	S<1186>	-291.5	336.5
1875	S<1185>	-302.5	152.5
1876	S<1184>	-313.5	244.5
1877	S<1183>	-324.5	336.5
1878	S<1182>	-335.5	152.5
1879	S<1181>	-346.5	244.5
1880	S<1180>	-357.5	336.5
1881	S<1179>	-368.5	152.5
1882	S<1178>	-379.5	244.5
1883	S<1177>	-390.5	336.5
1884	S<1176>	-401.5	152.5
1885	S<1175>	-412.5	244.5
1886	S<1174>	-423.5	336.5
1887	S<1173>	-434.5	152.5
1888	S<1172>	-445.5	244.5
1889	S<1171>	-456.5	336.5
1890	S<1170>	-467.5	152.5
1891	S<1169>	-478.5	244.5
1892	S<1168>	-489.5	336.5
1893	S<1167>	-500.5	152.5
1894	S<1166>	-511.5	244.5
1895	S<1165>	-522.5	336.5
1896	S<1164>	-533.5	152.5
1897	S<1163>	-544.5	244.5
1898	S<1162>	-555.5	336.5
1899	S<1161>	-566.5	152.5
1900	S<1160>	-577.5	244.5
1901	S<1159>	-588.5	336.5
1902	S<1158>	-599.5	152.5
1903	S<1157>	-610.5	244.5
1904	S<1156>	-621.5	336.5

No.	Name	X	Y
1905	S<1155>	-632.5	152.5
1906	S<1154>	-643.5	244.5
1907	S<1153>	-654.5	336.5
1908	S<1152>	-665.5	152.5
1909	S<1151>	-676.5	244.5
1910	S<1150>	-687.5	336.5
1911	S<1149>	-698.5	152.5
1912	S<1148>	-709.5	244.5
1913	S<1147>	-720.5	336.5
1914	S<1146>	-731.5	152.5
1915	S<1145>	-742.5	244.5
1916	S<1144>	-753.5	336.5
1917	S<1143>	-764.5	152.5
1918	S<1142>	-775.5	244.5
1919	S<1141>	-786.5	336.5
1920	S<1140>	-797.5	152.5
1921	S<1139>	-808.5	244.5
1922	S<1138>	-819.5	336.5
1923	S<1137>	-830.5	152.5
1924	S<1136>	-841.5	244.5
1925	S<1135>	-852.5	336.5
1926	S<1134>	-863.5	152.5
1927	S<1133>	-874.5	244.5
1928	S<1132>	-885.5	336.5
1929	S<1131>	-896.5	152.5
1930	S<1130>	-907.5	244.5
1931	S<1129>	-918.5	336.5
1932	S<1128>	-929.5	152.5
1933	S<1127>	-940.5	244.5
1934	S<1126>	-951.5	336.5
1935	S<1125>	-962.5	152.5
1936	S<1124>	-973.5	244.5
1937	S<1123>	-984.5	336.5
1938	S<1122>	-995.5	152.5
1939	S<1121>	-1006.5	244.5
1940	S<1120>	-1017.5	336.5
1941	S<1119>	-1028.5	152.5
1942	S<1118>	-1039.5	244.5
1943	S<1117>	-1050.5	336.5
1944	S<1116>	-1061.5	152.5
1945	S<1115>	-1072.5	244.5
1946	S<1114>	-1083.5	336.5
1947	S<1113>	-1094.5	152.5
1948	S<1112>	-1105.5	244.5
1949	S<1111>	-1116.5	336.5
1950	S<1110>	-1127.5	152.5
1951	S<1109>	-1138.5	244.5
1952	S<1108>	-1149.5	336.5
1953	S<1107>	-1160.5	152.5
1954	S<1106>	-1171.5	244.5
1955	S<1105>	-1182.5	336.5
1956	S<1104>	-1193.5	152.5
1957	S<1103>	-1204.5	244.5
1958	S<1102>	-1215.5	336.5
1959	S<1101>	-1226.5	152.5
1960	S<1100>	-1237.5	244.5
1961	S<1099>	-1248.5	336.5
1962	S<1098>	-1259.5	152.5
1963	S<1097>	-1270.5	244.5
1964	S<1096>	-1281.5	336.5
1965	S<1095>	-1292.5	152.5
1966	S<1094>	-1303.5	244.5
1967	S<1093>	-1314.5	336.5
1968	S<1092>	-1325.5	152.5
1969	S<1091>	-1336.5	244.5
1970	S<1090>	-1347.5	336.5
1971	S<1089>	-1358.5	152.5
1972	S<1088>	-1369.5	244.5

No.	Name	X	Y
1973	S<1087>	-1380.5	336.5
1974	S<1086>	-1391.5	152.5
1975	S<1085>	-1402.5	244.5
1976	S<1084>	-1413.5	336.5
1977	S<1083>	-1424.5	152.5
1978	S<1082>	-1435.5	244.5
1979	S<1081>	-1446.5	336.5
1980	S<1080>	-1457.5	152.5
1981	S<1079>	-1468.5	244.5
1982	S<1078>	-1479.5	336.5
1983	S<1077>	-1490.5	152.5
1984	S<1076>	-1501.5	244.5
1985	S<1075>	-1512.5	336.5
1986	S<1074>	-1523.5	152.5
1987	S<1073>	-1534.5	244.5
1988	S<1072>	-1545.5	336.5
1989	S<1071>	-1556.5	152.5
1990	S<1070>	-1567.5	244.5
1991	S<1069>	-1578.5	336.5
1992	S<1068>	-1589.5	152.5
1993	S<1067>	-1600.5	244.5
1994	S<1066>	-1611.5	336.5
1995	S<1065>	-1622.5	152.5
1996	S<1064>	-1633.5	244.5
1997	S<1063>	-1644.5	336.5
1998	S<1062>	-1655.5	152.5
1999	S<1061>	-1666.5	244.5
2000	S<1060>	-1677.5	336.5
2001	S<1059>	-1688.5	152.5
2002	S<1058>	-1699.5	244.5
2003	S<1057>	-1710.5	336.5
2004	S<1056>	-1721.5	152.5
2005	S<1055>	-1732.5	244.5
2006	S<1054>	-1743.5	336.5
2007	S<1053>	-1754.5	152.5
2008	S<1052>	-1765.5	244.5
2009	S<1051>	-1776.5	336.5
2010	S<1050>	-1787.5	152.5
2011	S<1049>	-1798.5	244.5
2012	S<1048>	-1809.5	336.5
2013	S<1047>	-1820.5	152.5
2014	S<1046>	-1831.5	244.5
2015	S<1045>	-1842.5	336.5
2016	S<1044>	-1853.5	152.5
2017	S<1043>	-1864.5	244.5
2018	S<1042>	-1875.5	336.5
2019	S<1041>	-1886.5	152.5
2020	S<1040>	-1897.5	244.5
2021	S<1039>	-1908.5	336.5
2022	S<1038>	-1919.5	152.5
2023	S<1037>	-1930.5	244.5
2024	S<1036>	-1941.5	336.5
2025	S<1035>	-1952.5	152.5
2026	S<1034>	-1963.5	244.5
2027	S<1033>	-1974.5	336.5
2028	S<1032>	-1985.5	152.5
2029	S<1031>	-1996.5	244.5
2030	S<1030>	-2007.5	336.5
2031	S<1029>	-2018.5	152.5
2032	S<1028>	-2029.5	244.5
2033	S<1027>	-2040.5	336.5
2034	S<1026>	-2051.5	152.5
2035	S<1025>	-2062.5	244.5
2036	S<1024>	-2073.5	336.5
2037	S<1023>	-2084.5	152.5
2038	S<1022>	-2095.5	244.5
2039	S<1021>	-2106.5	336.5
2040	S<1020>	-2117.5	152.5

GC9702C Datasheet

No.	Name	X	Y
2041	S<1019>	-2128.5	244.5
2042	S<1018>	-2139.5	336.5
2043	S<1017>	-2150.5	152.5
2044	S<1016>	-2161.5	244.5
2045	S<1015>	-2172.5	336.5
2046	S<1014>	-2183.5	152.5
2047	S<1013>	-2194.5	244.5
2048	S<1012>	-2205.5	336.5
2049	S<1011>	-2216.5	152.5
2050	S<1010>	-2227.5	244.5
2051	S<1009>	-2238.5	336.5
2052	S<1008>	-2249.5	152.5
2053	S<1007>	-2260.5	244.5
2054	S<1006>	-2271.5	336.5
2055	S<1005>	-2282.5	152.5
2056	S<1004>	-2293.5	244.5
2057	S<1003>	-2304.5	336.5
2058	S<1002>	-2315.5	152.5
2059	S<1001>	-2326.5	244.5
2060	S<1000>	-2337.5	336.5
2061	S<999>	-2348.5	152.5
2062	S<998>	-2359.5	244.5
2063	S<997>	-2370.5	336.5
2064	S<996>	-2381.5	152.5
2065	S<995>	-2392.5	244.5
2066	S<994>	-2403.5	336.5
2067	S<993>	-2414.5	152.5
2068	S<992>	-2425.5	244.5
2069	S<991>	-2436.5	336.5
2070	S<990>	-2447.5	152.5
2071	S<989>	-2458.5	244.5
2072	S<988>	-2469.5	336.5
2073	S<987>	-2480.5	152.5
2074	S<986>	-2491.5	244.5
2075	S<985>	-2502.5	336.5
2076	S<984>	-2513.5	152.5
2077	S<983>	-2524.5	244.5
2078	S<982>	-2535.5	336.5
2079	S<981>	-2546.5	152.5
2080	S<980>	-2557.5	244.5
2081	S<979>	-2568.5	336.5
2082	S<978>	-2579.5	152.5
2083	S<977>	-2590.5	244.5
2084	S<976>	-2601.5	336.5
2085	S<975>	-2612.5	152.5
2086	S<974>	-2623.5	244.5
2087	S<973>	-2634.5	336.5
2088	S<972>	-2645.5	152.5
2089	S<971>	-2656.5	244.5
2090	S<970>	-2667.5	336.5
2091	S<969>	-2678.5	152.5
2092	S<968>	-2689.5	244.5
2093	S<967>	-2700.5	336.5
2094	S<966>	-2711.5	152.5
2095	S<965>	-2722.5	244.5
2096	S<964>	-2733.5	336.5
2097	S<963>	-2744.5	152.5
2098	S<962>	-2755.5	244.5
2099	S<961>	-2766.5	336.5
2100	S<960>	-2777.5	152.5
2101	S<959>	-2788.5	244.5
2102	S<958>	-2799.5	336.5
2103	S<957>	-2810.5	152.5
2104	S<956>	-2821.5	244.5
2105	S<955>	-2832.5	336.5
2106	S<954>	-2843.5	152.5
2107	S<953>	-2854.5	244.5
2108	S<952>	-2865.5	336.5

No.	Name	X	Y
2109	S<951>	-2876.5	152.5
2110	S<950>	-2887.5	244.5
2111	S<949>	-2898.5	336.5
2112	S<948>	-2909.5	152.5
2113	S<947>	-2920.5	244.5
2114	S<946>	-2931.5	336.5
2115	S<945>	-2942.5	152.5
2116	S<944>	-2953.5	244.5
2117	S<943>	-2964.5	336.5
2118	S<942>	-2975.5	152.5
2119	S<941>	-2986.5	244.5
2120	S<940>	-2997.5	336.5
2121	S<939>	-3008.5	152.5
2122	S<938>	-3019.5	244.5
2123	S<937>	-3030.5	336.5
2124	S<936>	-3041.5	152.5
2125	S<935>	-3052.5	244.5
2126	S<934>	-3063.5	336.5
2127	S<933>	-3074.5	152.5
2128	S<932>	-3085.5	244.5
2129	S<931>	-3096.5	336.5
2130	S<930>	-3107.5	152.5
2131	S<929>	-3118.5	244.5
2132	S<928>	-3129.5	336.5
2133	S<927>	-3140.5	152.5
2134	S<926>	-3151.5	244.5
2135	S<925>	-3162.5	336.5
2136	S<924>	-3173.5	152.5
2137	S<923>	-3184.5	244.5
2138	S<922>	-3195.5	336.5
2139	S<921>	-3206.5	152.5
2140	S<920>	-3217.5	244.5
2141	S<919>	-3228.5	336.5
2142	S<918>	-3239.5	152.5
2143	S<917>	-3250.5	244.5
2144	S<916>	-3261.5	336.5
2145	S<915>	-3272.5	152.5
2146	S<914>	-3283.5	244.5
2147	S<913>	-3294.5	336.5
2148	S<912>	-3305.5	152.5
2149	S<911>	-3316.5	244.5
2150	S<910>	-3327.5	336.5
2151	S<909>	-3338.5	152.5
2152	S<908>	-3349.5	244.5
2153	S<907>	-3360.5	336.5
2154	S<906>	-3371.5	152.5
2155	S<905>	-3382.5	244.5
2156	S<904>	-3393.5	336.5
2157	S<903>	-3404.5	152.5
2158	S<902>	-3415.5	244.5
2159	S<901>	-3426.5	336.5
2160	S<900>	-3437.5	152.5
2161	S<899>	-3448.5	244.5
2162	S<898>	-3459.5	336.5
2163	S<897>	-3470.5	152.5
2164	S<896>	-3481.5	244.5
2165	S<895>	-3492.5	336.5
2166	S<894>	-3503.5	152.5
2167	S<893>	-3514.5	244.5
2168	S<892>	-3525.5	336.5
2169	S<891>	-3536.5	152.5
2170	S<890>	-3547.5	244.5
2171	S<889>	-3558.5	336.5
2172	S<888>	-3569.5	152.5
2173	S<887>	-3580.5	244.5
2174	S<886>	-3591.5	336.5
2175	S<885>	-3602.5	152.5
2176	S<884>	-3613.5	244.5

No.	Name	X	Y
2177	S<883>	-3624.5	336.5
2178	S<882>	-3635.5	152.5
2179	S<881>	-3646.5	244.5
2180	S<880>	-3657.5	336.5
2181	S<879>	-3668.5	152.5
2182	S<878>	-3679.5	244.5
2183	S<877>	-3690.5	336.5
2184	S<876>	-3701.5	152.5
2185	S<875>	-3712.5	244.5
2186	S<874>	-3723.5	336.5
2187	S<873>	-3734.5	152.5
2188	S<872>	-3745.5	244.5
2189	S<871>	-3756.5	336.5
2190	S<870>	-3767.5	152.5
2191	S<869>	-3778.5	244.5
2192	S<868>	-3789.5	336.5
2193	S<867>	-3800.5	152.5
2194	S<866>	-3811.5	244.5
2195	S<865>	-3822.5	336.5
2196	S<864>	-3833.5	152.5
2197	S<863>	-3844.5	244.5
2198	S<862>	-3855.5	336.5
2199	S<861>	-3866.5	152.5
2200	S<860>	-3877.5	244.5
2201	S<859>	-3888.5	336.5
2202	S<858>	-3899.5	152.5
2203	S<857>	-3910.5	244.5
2204	S<856>	-3921.5	336.5
2205	S<855>	-3932.5	152.5
2206	S<854>	-3943.5	244.5
2207	S<853>	-3954.5	336.5
2208	S<852>	-3965.5	152.5
2209	S<851>	-3976.5	244.5
2210	S<850>	-3987.5	336.5
2211	S<849>	-3998.5	152.5
2212	S<848>	-4009.5	244.5
2213	S<847>	-4020.5	336.5
2214	S<846>	-4031.5	152.5
2215	S<845>	-4042.5	244.5
2216	S<844>	-4053.5	336.5
2217	S<843>	-4064.5	152.5
2218	S<842>	-4075.5	244.5
2219	S<841>	-4086.5	336.5
2220	S<840>	-4097.5	152.5
2221	S<839>	-4108.5	244.5
2222	S<838>	-4119.5	336.5
2223	S<837>	-4130.5	152.5
2224	S<836>	-4141.5	244.5
2225	S<835>	-4152.5	336.5
2226	S<834>	-4163.5	152.5
2227	S<833>	-4174.5	244.5
2228	S<832>	-4185.5	336.5
2229	S<831>	-4196.5	152.5
2230	S<830>	-4207.5	244.5
2231	S<829>	-4218.5	336.5
2232	S<828>	-4229.5	152.5
2233	S<827>	-4240.5	244.5
2234	S<826>	-4251.5	336.5
2235	S<825>	-4262.5	152.5
2236	S<824>	-4273.5	244.5
2237	S<823>	-4284.5	336.5
2238	S<822>	-4295.5	152.5
2239	S<821>	-4306.5	244.5
2240	S<820>	-4317.5	336.5
2241	S<819>	-4328.5	152.5
2242	S<818>	-4339.5	244.5
2243	S<817>	-4350.5	336.5
2244	S<816>	-4361.5	152.5

No.	Name	X	Y
2245	S<815>	-4372.5	244.5
2246	S<814>	-4383.5	336.5
2247	S<813>	-4394.5	152.5
2248	S<812>	-4405.5	244.5
2249	S<811>	-4416.5	336.5
2250	S<810>	-4427.5	152.5
2251	S<809>	-4438.5	244.5
2252	S<808>	-4449.5	336.5
2253	S<807>	-4460.5	152.5
2254	S<806>	-4471.5	244.5
2255	S<805>	-4482.5	336.5
2256	S<804>	-4493.5	152.5
2257	S<803>	-4504.5	244.5
2258	S<802>	-4515.5	336.5
2259	S<801>	-4526.5	152.5
2260	S<800>	-4537.5	244.5
2261	S<799>	-4548.5	336.5
2262	S<798>	-4559.5	152.5
2263	S<797>	-4570.5	244.5
2264	S<796>	-4581.5	336.5
2265	S<795>	-4592.5	152.5
2266	S<794>	-4603.5	244.5
2267	S<793>	-4614.5	336.5
2268	S<792>	-4625.5	152.5
2269	S<791>	-4636.5	244.5
2270	S<790>	-4647.5	336.5
2271	S<789>	-4658.5	152.5
2272	S<788>	-4669.5	244.5
2273	S<787>	-4680.5	336.5
2274	S<786>	-4691.5	152.5
2275	S<785>	-4702.5	244.5
2276	S<784>	-4713.5	336.5
2277	S<783>	-4724.5	152.5
2278	S<782>	-4735.5	244.5
2279	S<781>	-4746.5	336.5
2280	S<780>	-4757.5	152.5
2281	S<779>	-4768.5	244.5
2282	S<778>	-4779.5	336.5
2283	S<777>	-4790.5	152.5
2284	S<776>	-4801.5	244.5
2285	S<775>	-4812.5	336.5
2286	S<774>	-4823.5	152.5
2287	S<773>	-4834.5	244.5
2288	S<772>	-4845.5	336.5
2289	S<771>	-4856.5	152.5
2290	S<770>	-4867.5	244.5
2291	S<769>	-4878.5	336.5
2292	S<768>	-4889.5	152.5
2293	S<767>	-4900.5	244.5
2294	S<766>	-4911.5	336.5
2295	S<765>	-4922.5	152.5
2296	S<764>	-4933.5	244.5
2297	S<763>	-4944.5	336.5
2298	S<762>	-4955.5	152.5
2299	S<761>	-4966.5	244.5
2300	S<760>	-4977.5	336.5
2301	S<759>	-4988.5	152.5
2302	S<758>	-4999.5	244.5
2303	S<757>	-5010.5	336.5
2304	S<756>	-5021.5	152.5
2305	S<755>	-5032.5	244.5
2306	S<754>	-5043.5	336.5
2307	S<753>	-5054.5	152.5
2308	S<752>	-5065.5	244.5
2309	S<751>	-5076.5	336.5
2310	S<750>	-5087.5	152.5
2311	S<749>	-5098.5	244.5
2312	S<748>	-5109.5	336.5

No.	Name	X	Y
2313	S<747>	-5120.5	152.5
2314	S<746>	-5131.5	244.5
2315	S<745>	-5142.5	336.5
2316	S<744>	-5153.5	152.5
2317	S<743>	-5164.5	244.5
2318	S<742>	-5175.5	336.5
2319	S<741>	-5186.5	152.5
2320	S<740>	-5197.5	244.5
2321	S<739>	-5208.5	336.5
2322	S<738>	-5219.5	152.5
2323	S<737>	-5230.5	244.5
2324	S<736>	-5241.5	336.5
2325	S<735>	-5252.5	152.5
2326	S<734>	-5263.5	244.5
2327	S<733>	-5274.5	336.5
2328	S<732>	-5285.5	152.5
2329	S<731>	-5296.5	244.5
2330	S<730>	-5307.5	336.5
2331	S<729>	-5318.5	152.5
2332	S<728>	-5329.5	244.5
2333	S<727>	-5340.5	336.5
2334	S<726>	-5351.5	152.5
2335	S<725>	-5362.5	244.5
2336	S<724>	-5373.5	336.5
2337	S<723>	-5384.5	152.5
2338	S<722>	-5395.5	244.5
2339	S<721>	-5406.5	336.5
2340	S<720>	-5417.5	152.5
2341	S<719>	-5428.5	244.5
2342	S<718>	-5439.5	336.5
2343	S<717>	-5450.5	152.5
2344	S<716>	-5461.5	244.5
2345	S<715>	-5472.5	336.5
2346	S<714>	-5483.5	152.5
2347	S<713>	-5494.5	244.5
2348	S<712>	-5505.5	336.5
2349	S<711>	-5516.5	152.5
2350	S<710>	-5527.5	244.5
2351	S<709>	-5538.5	336.5
2352	S<708>	-5549.5	152.5
2353	S<707>	-5560.5	244.5
2354	S<706>	-5571.5	336.5
2355	S<705>	-5582.5	152.5
2356	S<704>	-5593.5	244.5
2357	S<703>	-5604.5	336.5
2358	S<702>	-5615.5	152.5
2359	S<701>	-5626.5	244.5
2360	S<700>	-5637.5	336.5
2361	S<699>	-5648.5	152.5
2362	S<698>	-5659.5	244.5
2363	S<697>	-5670.5	336.5
2364	S<696>	-5681.5	152.5
2365	S<695>	-5692.5	244.5
2366	S<694>	-5703.5	336.5
2367	S<693>	-5714.5	152.5
2368	S<692>	-5725.5	244.5
2369	S<691>	-5736.5	336.5
2370	S<690>	-5747.5	152.5
2371	S<689>	-5758.5	244.5
2372	S<688>	-5769.5	336.5
2373	S<687>	-5780.5	152.5
2374	S<686>	-5791.5	244.5
2375	S<685>	-5802.5	336.5
2376	S<684>	-5813.5	152.5
2377	S<683>	-5824.5	244.5
2378	S<682>	-5835.5	336.5
2379	S<681>	-5846.5	152.5
2380	S<680>	-5857.5	244.5

No.	Name	X	Y
2381	S<679>	-5868.5	336.5
2382	S<678>	-5879.5	152.5
2383	S<677>	-5890.5	244.5
2384	S<676>	-5901.5	336.5
2385	S<675>	-5912.5	152.5
2386	S<674>	-5923.5	244.5
2387	S<673>	-5934.5	336.5
2388	S<672>	-5945.5	152.5
2389	S<671>	-5956.5	244.5
2390	S<670>	-5967.5	336.5
2391	S<669>	-5978.5	152.5
2392	S<668>	-5989.5	244.5
2393	S<667>	-6000.5	336.5
2394	S<666>	-6011.5	152.5
2395	S<665>	-6022.5	244.5
2396	S<664>	-6033.5	336.5
2397	S<663>	-6044.5	152.5
2398	S<662>	-6055.5	244.5
2399	S<661>	-6066.5	336.5
2400	S<660>	-6077.5	152.5
2401	S<659>	-6088.5	244.5
2402	S<658>	-6099.5	336.5
2403	S<657>	-6110.5	152.5
2404	S<656>	-6121.5	244.5
2405	S<655>	-6132.5	336.5
2406	S<654>	-6143.5	152.5
2407	S<653>	-6154.5	244.5
2408	S<652>	-6165.5	336.5
2409	S<651>	-6176.5	152.5
2410	S<650>	-6187.5	244.5
2411	S<649>	-6198.5	336.5
2412	S<648>	-6209.5	152.5
2413	S<647>	-6220.5	244.5
2414	S<646>	-6231.5	336.5
2415	S<645>	-6242.5	152.5
2416	S<644>	-6253.5	244.5
2417	S<643>	-6264.5	336.5
2418	S<642>	-6275.5	152.5
2419	S<641>	-6286.5	244.5
2420	S<640>	-6297.5	336.5
2421	S<639>	-6308.5	152.5
2422	S<638>	-6319.5	244.5
2423	S<637>	-6330.5	336.5
2424	S<636>	-6341.5	152.5
2425	S<635>	-6352.5	244.5
2426	S<634>	-6363.5	336.5
2427	S<633>	-6374.5	152.5
2428	S<632>	-6385.5	244.5
2429	S<631>	-6396.5	336.5
2430	S<630>	-6407.5	152.5
2431	S<629>	-6418.5	244.5
2432	S<628>	-6429.5	336.5
2433	S<627>	-6440.5	152.5
2434	S<626>	-6451.5	244.5
2435	S<625>	-6462.5	336.5
2436	S<624>	-6473.5	152.5
2437	S<623>	-6484.5	244.5
2438	S<622>	-6495.5	336.5
2439	S<621>	-6506.5	152.5
2440	S<620>	-6517.5	244.5
2441	S<619>	-6528.5	336.5
2442	S<618>	-6539.5	152.5
2443	S<617>	-6550.5	244.5
2444	S<616>	-6561.5	336.5
2445	S<615>	-6572.5	152.5
2446	S<614>	-6583.5	244.5
2447	S<613>	-6594.5	336.5
2448	S<612>	-6605.5	152.5

GC9702C Datasheet

No.	Name	X	Y
2449	S<611>	-6616.5	244.5
2450	S<610>	-6627.5	336.5
2451	S<609>	-6638.5	152.5
2452	S<608>	-6649.5	244.5
2453	S<607>	-6660.5	336.5
2454	S<606>	-6671.5	152.5
2455	S<605>	-6682.5	244.5
2456	S<604>	-6693.5	336.5
2457	S<603>	-6704.5	152.5
2458	S<602>	-6715.5	244.5
2459	S<601>	-6726.5	336.5
2460	DUMMY69	-6737.5	152.5
2461	DUMMY70	-6748.5	244.5
2462	DUMMY71	-6759.5	336.5
2463	DUMMY72	-6770.5	152.5
2464	DUMMY73	-6781.5	244.5
2465	DUMMY74	-6792.5	336.5
2466	DUMMY75	-6803.5	152.5
2467	DUMMY76	-6814.5	244.5
2468	DUMMY77	-6825.5	336.5
2469	DUMMY78	-6836.5	152.5
2470	DUMMY79	-6847.5	244.5
2471	DUMMY80	-6858.5	336.5
2472	DUMMY81	-6869.5	152.5
2473	DUMMY82	-6880.5	244.5
2474	DUMMY83	-6891.5	336.5
2475	DUMMY84	-6902.5	152.5
2476	DUMMY85	-6913.5	244.5
2477	DUMMY86	-6924.5	336.5
2478	S<600>	-6935.5	152.5
2479	S<599>	-6946.5	244.5
2480	S<598>	-6957.5	336.5
2481	S<597>	-6968.5	152.5
2482	S<596>	-6979.5	244.5
2483	S<595>	-6990.5	336.5
2484	S<594>	-7001.5	152.5
2485	S<593>	-7012.5	244.5
2486	S<592>	-7023.5	336.5
2487	S<591>	-7034.5	152.5
2488	S<590>	-7045.5	244.5
2489	S<589>	-7056.5	336.5
2490	S<588>	-7067.5	152.5
2491	S<587>	-7078.5	244.5
2492	S<586>	-7089.5	336.5
2493	S<585>	-7100.5	152.5
2494	S<584>	-7111.5	244.5
2495	S<583>	-7122.5	336.5
2496	S<582>	-7133.5	152.5
2497	S<581>	-7144.5	244.5
2498	S<580>	-7155.5	336.5
2499	S<579>	-7166.5	152.5
2500	S<578>	-7177.5	244.5
2501	S<577>	-7188.5	336.5
2502	S<576>	-7199.5	152.5
2503	S<575>	-7210.5	244.5
2504	S<574>	-7221.5	336.5
2505	S<573>	-7232.5	152.5
2506	S<572>	-7243.5	244.5
2507	S<571>	-7254.5	336.5
2508	S<570>	-7265.5	152.5
2509	S<569>	-7276.5	244.5
2510	S<568>	-7287.5	336.5
2511	S<567>	-7298.5	152.5
2512	S<566>	-7309.5	244.5
2513	S<565>	-7320.5	336.5
2514	S<564>	-7331.5	152.5
2515	S<563>	-7342.5	244.5
2516	S<562>	-7353.5	336.5

No.	Name	X	Y
2517	S<561>	-7364.5	152.5
2518	S<560>	-7375.5	244.5
2519	S<559>	-7386.5	336.5
2520	S<558>	-7397.5	152.5
2521	S<557>	-7408.5	244.5
2522	S<556>	-7419.5	336.5
2523	S<555>	-7430.5	152.5
2524	S<554>	-7441.5	244.5
2525	S<553>	-7452.5	336.5
2526	S<552>	-7463.5	152.5
2527	S<551>	-7474.5	244.5
2528	S<550>	-7485.5	336.5
2529	S<549>	-7496.5	152.5
2530	S<548>	-7507.5	244.5
2531	S<547>	-7518.5	336.5
2532	S<546>	-7529.5	152.5
2533	S<545>	-7540.5	244.5
2534	S<544>	-7551.5	336.5
2535	S<543>	-7562.5	152.5
2536	S<542>	-7573.5	244.5
2537	S<541>	-7584.5	336.5
2538	S<540>	-7595.5	152.5
2539	S<539>	-7606.5	244.5
2540	S<538>	-7617.5	336.5
2541	S<537>	-7628.5	152.5
2542	S<536>	-7639.5	244.5
2543	S<535>	-7650.5	336.5
2544	S<534>	-7661.5	152.5
2545	S<533>	-7672.5	244.5
2546	S<532>	-7683.5	336.5
2547	S<531>	-7694.5	152.5
2548	S<530>	-7705.5	244.5
2549	S<529>	-7716.5	336.5
2550	S<528>	-7727.5	152.5
2551	S<527>	-7738.5	244.5
2552	S<526>	-7749.5	336.5
2553	S<525>	-7760.5	152.5
2554	S<524>	-7771.5	244.5
2555	S<523>	-7782.5	336.5
2556	S<522>	-7793.5	152.5
2557	S<521>	-7804.5	244.5
2558	S<520>	-7815.5	336.5
2559	S<519>	-7826.5	152.5
2560	S<518>	-7837.5	244.5
2561	S<517>	-7848.5	336.5
2562	S<516>	-7859.5	152.5
2563	S<515>	-7870.5	244.5
2564	S<514>	-7881.5	336.5
2565	S<513>	-7892.5	152.5
2566	S<512>	-7903.5	244.5
2567	S<511>	-7914.5	336.5
2568	S<510>	-7925.5	152.5
2569	S<509>	-7936.5	244.5
2570	S<508>	-7947.5	336.5
2571	S<507>	-7958.5	152.5
2572	S<506>	-7969.5	244.5
2573	S<505>	-7980.5	336.5
2574	S<504>	-7991.5	152.5
2575	S<503>	-8002.5	244.5
2576	S<502>	-8013.5	336.5
2577	S<501>	-8024.5	152.5
2578	S<500>	-8035.5	244.5
2579	S<499>	-8046.5	336.5
2580	S<498>	-8057.5	152.5
2581	S<497>	-8068.5	244.5
2582	S<496>	-8079.5	336.5
2583	S<495>	-8090.5	152.5
2584	S<494>	-8101.5	244.5

No.	Name	X	Y
2585	S<493>	-8112.5	336.5
2586	S<492>	-8123.5	152.5
2587	S<491>	-8134.5	244.5
2588	S<490>	-8145.5	336.5
2589	S<489>	-8156.5	152.5
2590	S<488>	-8167.5	244.5
2591	S<487>	-8178.5	336.5
2592	S<486>	-8189.5	152.5
2593	S<485>	-8200.5	244.5
2594	S<484>	-8211.5	336.5
2595	S<483>	-8222.5	152.5
2596	S<482>	-8233.5	244.5
2597	S<481>	-8244.5	336.5
2598	S<480>	-8255.5	152.5
2599	S<479>	-8266.5	244.5
2600	S<478>	-8277.5	336.5
2601	S<477>	-8288.5	152.5
2602	S<476>	-8299.5	244.5
2603	S<475>	-8310.5	336.5
2604	S<474>	-8321.5	152.5
2605	S<473>	-8332.5	244.5
2606	S<472>	-8343.5	336.5
2607	S<471>	-8354.5	152.5
2608	S<470>	-8365.5	244.5
2609	S<469>	-8376.5	336.5
2610	S<468>	-8387.5	152.5
2611	S<467>	-8398.5	244.5
2612	S<466>	-8409.5	336.5
2613	S<465>	-8420.5	152.5
2614	S<464>	-8431.5	244.5
2615	S<463>	-8442.5	336.5
2616	S<462>	-8453.5	152.5
2617	S<461>	-8464.5	244.5
2618	S<460>	-8475.5	336.5
2619	S<459>	-8486.5	152.5
2620	S<458>	-8497.5	244.5
2621	S<457>	-8508.5	336.5
2622	S<456>	-8519.5	152.5
2623	S<455>	-8530.5	244.5
2624	S<454>	-8541.5	336.5
2625	S<453>	-8552.5	152.5
2626	S<452>	-8563.5	244.5
2627	S<451>	-8574.5	336.5
2628	S<450>	-8585.5	152.5
2629	S<449>	-8596.5	244.5
2630	S<448>	-8607.5	336.5
2631	S<447>	-8618.5	152.5
2632	S<446>	-8629.5	244.5
2633	S<445>	-8640.5	336.5
2634	S<444>	-8651.5	152.5
2635	S<443>	-8662.5	244.5
2636	S<442>	-8673.5	336.5
2637	S<441>	-8684.5	152.5
2638	S<440>	-8695.5	244.5
2639	S<439>	-8706.5	336.5
2640	S<438>	-8717.5	152.5
2641	S<437>	-8728.5	244.5
2642	S<436>	-8739.5	336.5
2643	S<435>	-8750.5	152.5
2644	S<434>	-8761.5	244.5
2645	S<433>	-8772.5	336.5
2646	S<432>	-8783.5	152.5
2647	S<431>	-8794.5	244.5
2648	S<430>	-8805.5	336.5
2649	S<429>	-8816.5	152.5
2650	S<428>	-8827.5	244.5
2651	S<427>	-8838.5	336.5
2652	S<426>	-8849.5	152.5

No.	Name	X	Y
2653	S<425>	-8860.5	244.5
2654	S<424>	-8871.5	336.5
2655	S<423>	-8882.5	152.5
2656	S<422>	-8893.5	244.5
2657	S<421>	-8904.5	336.5
2658	S<420>	-8915.5	152.5
2659	S<419>	-8926.5	244.5
2660	S<418>	-8937.5	336.5
2661	S<417>	-8948.5	152.5
2662	S<416>	-8959.5	244.5
2663	S<415>	-8970.5	336.5
2664	S<414>	-8981.5	152.5
2665	S<413>	-8992.5	244.5
2666	S<412>	-9003.5	336.5
2667	S<411>	-9014.5	152.5
2668	S<410>	-9025.5	244.5
2669	S<409>	-9036.5	336.5
2670	S<408>	-9047.5	152.5
2671	S<407>	-9058.5	244.5
2672	S<406>	-9069.5	336.5
2673	S<405>	-9080.5	152.5
2674	S<404>	-9091.5	244.5
2675	S<403>	-9102.5	336.5
2676	S<402>	-9113.5	152.5
2677	S<401>	-9124.5	244.5
2678	S<400>	-9135.5	336.5
2679	S<399>	-9146.5	152.5
2680	S<398>	-9157.5	244.5
2681	S<397>	-9168.5	336.5
2682	S<396>	-9179.5	152.5
2683	S<395>	-9190.5	244.5
2684	S<394>	-9201.5	336.5
2685	S<393>	-9212.5	152.5
2686	S<392>	-9223.5	244.5
2687	S<391>	-9234.5	336.5
2688	S<390>	-9245.5	152.5
2689	S<389>	-9256.5	244.5
2690	S<388>	-9267.5	336.5
2691	S<387>	-9278.5	152.5
2692	S<386>	-9289.5	244.5
2693	S<385>	-9300.5	336.5
2694	S<384>	-9311.5	152.5
2695	S<383>	-9322.5	244.5
2696	S<382>	-9333.5	336.5
2697	S<381>	-9344.5	152.5
2698	S<380>	-9355.5	244.5
2699	S<379>	-9366.5	336.5
2700	S<378>	-9377.5	152.5
2701	S<377>	-9388.5	244.5
2702	S<376>	-9399.5	336.5
2703	S<375>	-9410.5	152.5
2704	S<374>	-9421.5	244.5
2705	S<373>	-9432.5	336.5
2706	S<372>	-9443.5	152.5
2707	S<371>	-9454.5	244.5
2708	S<370>	-9465.5	336.5
2709	S<369>	-9476.5	152.5
2710	S<368>	-9487.5	244.5
2711	S<367>	-9498.5	336.5
2712	S<366>	-9509.5	152.5
2713	S<365>	-9520.5	244.5
2714	S<364>	-9531.5	336.5
2715	S<363>	-9542.5	152.5
2716	S<362>	-9553.5	244.5
2717	S<361>	-9564.5	336.5
2718	S<360>	-9575.5	152.5
2719	S<359>	-9586.5	244.5
2720	S<358>	-9597.5	336.5

No.	Name	X	Y
2721	S<357>	-9608.5	152.5
2722	S<356>	-9619.5	244.5
2723	S<355>	-9630.5	336.5
2724	S<354>	-9641.5	152.5
2725	S<353>	-9652.5	244.5
2726	S<352>	-9663.5	336.5
2727	S<351>	-9674.5	152.5
2728	S<350>	-9685.5	244.5
2729	S<349>	-9696.5	336.5
2730	S<348>	-9707.5	152.5
2731	S<347>	-9718.5	244.5
2732	S<346>	-9729.5	336.5
2733	S<345>	-9740.5	152.5
2734	S<344>	-9751.5	244.5
2735	S<343>	-9762.5	336.5
2736	S<342>	-9773.5	152.5
2737	S<341>	-9784.5	244.5
2738	S<340>	-9795.5	336.5
2739	S<339>	-9806.5	152.5
2740	S<338>	-9817.5	244.5
2741	S<337>	-9828.5	336.5
2742	S<336>	-9839.5	152.5
2743	S<335>	-9850.5	244.5
2744	S<336.5>	-9861.5	336.5
2745	S<333>	-9872.5	152.5
2746	S<332>	-9883.5	244.5
2747	S<331>	-9894.5	336.5
2748	S<330>	-9905.5	152.5
2749	S<329>	-9916.5	244.5
2750	S<328>	-9927.5	336.5
2751	S<327>	-9938.5	152.5
2752	S<326>	-9949.5	244.5
2753	S<325>	-9960.5	336.5
2754	S<324>	-9971.5	152.5
2755	S<323>	-9982.5	244.5
2756	S<322>	-9993.5	336.5
2757	S<321>	-10004.5	152.5
2758	S<320>	-10015.5	244.5
2759	S<319>	-10026.5	336.5
2760	S<318>	-10037.5	152.5
2761	S<317>	-10048.5	244.5
2762	S<316>	-10059.5	336.5
2763	S<315>	-10070.5	152.5
2764	S<314>	-10081.5	244.5
2765	S<313>	-10092.5	336.5
2766	S<312>	-10103.5	152.5
2767	S<311>	-10114.5	244.5
2768	S<310>	-10125.5	336.5
2769	S<309>	-10136.5	152.5
2770	S<308>	-10147.5	244.5
2771	S<307>	-10158.5	336.5
2772	S<306>	-10169.5	152.5
2773	S<305>	-10180.5	244.5
2774	S<304>	-10191.5	336.5
2775	S<303>	-10202.5	152.5
2776	S<302>	-10213.5	244.5
2777	S<301>	-10224.5	336.5
2778	S<300>	-10235.5	152.5
2779	S<299>	-10246.5	244.5
2780	S<298>	-10257.5	336.5
2781	S<297>	-10268.5	152.5
2782	S<296>	-10279.5	244.5
2783	S<295>	-10290.5	336.5
2784	S<294>	-10301.5	152.5
2785	S<293>	-10312.5	244.5
2786	S<292>	-10323.5	336.5
2787	S<291>	-10334.5	152.5
2788	S<290>	-10345.5	244.5

No.	Name	X	Y
2789	S<289>	-10356.5	336.5
2790	S<288>	-10367.5	152.5
2791	S<287>	-10378.5	244.5
2792	S<286>	-10389.5	336.5
2793	S<285>	-10400.5	152.5
2794	S<284>	-10411.5	244.5
2795	S<283>	-10422.5	336.5
2796	S<282>	-10433.5	152.5
2797	S<281>	-10444.5	244.5
2798	S<280>	-10455.5	336.5
2799	S<279>	-10466.5	152.5
2800	S<278>	-10477.5	244.5
2801	S<277>	-10488.5	336.5
2802	S<276>	-10499.5	152.5
2803	S<275>	-10510.5	244.5
2804	S<274>	-10521.5	336.5
2805	S<273>	-10532.5	152.5
2806	S<272>	-10543.5	244.5
2807	S<271>	-10554.5	336.5
2808	S<270>	-10565.5	152.5
2809	S<269>	-10576.5	244.5
2810	S<268>	-10587.5	336.5
2811	S<267>	-10598.5	152.5
2812	S<266>	-10609.5	244.5
2813	S<265>	-10620.5	336.5
2814	S<264>	-10631.5	152.5
2815	S<263>	-10642.5	244.5
2816	S<262>	-10653.5	336.5
2817	S<261>	-10664.5	152.5
2818	S<260>	-10675.5	244.5
2819	S<259>	-10686.5	336.5
2820	S<258>	-10697.5	152.5
2821	S<257>	-10708.5	244.5
2822	S<256>	-10719.5	336.5
2823	S<255>	-10730.5	152.5
2824	S<254>	-10741.5	244.5
2825	S<253>	-10752.5	336.5
2826	S<252>	-10763.5	152.5
2827	S<251>	-10774.5	244.5
2828	S<250>	-10785.5	336.5
2829	S<249>	-10796.5	152.5
2830	S<248>	-10807.5	244.5
2831	S<247>	-10818.5	336.5
2832	S<246>	-10829.5	152.5
2833	S<245>	-10840.5	244.5
2834	S<244>	-10851.5	336.5
2835	S<243>	-10862.5	152.5
2836	S<244.5>	-10873.5	244.5
2837	S<241>	-10884.5	336.5
2838	S<240>	-10895.5	152.5
2839	S<239>	-10906.5	244.5
2840	S<238>	-10917.5	336.5
2841	S<237>	-10928.5	152.5
2842	S<236>	-10939.5	244.5
2843	S<235>	-10950.5	336.5
2844	S<234>	-10961.5	152.5
2845	S<233>	-10972.5	244.5
2846	S<232>	-10983.5	336.5
2847	S<231>	-10994.5	152.5
2848	S<230>	-11005.5	244.5
2849	S<229>	-11016.5	336.5
2850	S<228>	-11027.5	152.5
2851	S<227>	-11038.5	244.5
2852	S<226>	-11049.5	336.5
2853	S<225>	-11060.5	152.5
2854	S<224>	-11071.5	244.5
2855	S<223>	-11082.5	336.5
2856	S<222>	-11093.5	152.5

No.	Name	X	Y
2857	S<221>	-11104.5	244.5
2858	S<220>	-11115.5	336.5
2859	S<219>	-11126.5	152.5
2860	S<218>	-11137.5	244.5
2861	S<217>	-11148.5	336.5
2862	S<216>	-11159.5	152.5
2863	S<215>	-11170.5	244.5
2864	S<214>	-11181.5	336.5
2865	S<213>	-11192.5	152.5
2866	S<212>	-11203.5	244.5
2867	S<211>	-11214.5	336.5
2868	S<210>	-11225.5	152.5
2869	S<209>	-11236.5	244.5
2870	S<208>	-11247.5	336.5
2871	S<207>	-11258.5	152.5
2872	S<206>	-11269.5	244.5
2873	S<205>	-11280.5	336.5
2874	S<204>	-11291.5	152.5
2875	S<203>	-11302.5	244.5
2876	S<202>	-11313.5	336.5
2877	S<201>	-11324.5	152.5
2878	S<200>	-11335.5	244.5
2879	S<199>	-11346.5	336.5
2880	S<198>	-11357.5	152.5
2881	S<197>	-11368.5	244.5
2882	S<196>	-11379.5	336.5
2883	S<195>	-11390.5	152.5
2884	S<194>	-11401.5	244.5
2885	S<193>	-11412.5	336.5
2886	S<192>	-11423.5	152.5
2887	S<191>	-11434.5	244.5
2888	S<190>	-11445.5	336.5
2889	S<189>	-11456.5	152.5
2890	S<188>	-11467.5	244.5
2891	S<187>	-11478.5	336.5
2892	S<186>	-11489.5	152.5
2893	S<185>	-11500.5	244.5
2894	S<184>	-11511.5	336.5
2895	S<183>	-11522.5	152.5
2896	S<182>	-11533.5	244.5
2897	S<181>	-11544.5	336.5
2898	S<180>	-11555.5	152.5
2899	S<179>	-11566.5	244.5
2900	S<178>	-11577.5	336.5
2901	S<177>	-11588.5	152.5
2902	S<176>	-11599.5	244.5
2903	S<175>	-11610.5	336.5
2904	S<174>	-11621.5	152.5
2905	S<173>	-11632.5	244.5
2906	S<172>	-11643.5	336.5
2907	S<171>	-11654.5	152.5
2908	S<170>	-11665.5	244.5
2909	S<169>	-11676.5	336.5
2910	S<168>	-11687.5	152.5
2911	S<167>	-11698.5	244.5
2912	S<166>	-11709.5	336.5
2913	S<165>	-11720.5	152.5
2914	S<164>	-11731.5	244.5
2915	S<163>	-11742.5	336.5
2916	S<162>	-11753.5	152.5
2917	S<161>	-11764.5	244.5
2918	S<160>	-11775.5	336.5
2919	S<159>	-11786.5	152.5
2920	S<158>	-11797.5	244.5
2921	S<157>	-11808.5	336.5
2922	S<156>	-11819.5	152.5
2923	S<155>	-11830.5	244.5
2924	S<154>	-11841.5	336.5

No.	Name	X	Y
2925	S<153>	-11852.5	152.5
2926	S<152>	-11863.5	244.5
2927	S<151>	-11874.5	336.5
2928	S<152.5>	-11885.5	152.5
2929	S<149>	-11896.5	244.5
2930	S<148>	-11907.5	336.5
2931	S<147>	-11918.5	152.5
2932	S<146>	-11929.5	244.5
2933	S<145>	-11940.5	336.5
2934	S<144>	-11951.5	152.5
2935	S<143>	-11962.5	244.5
2936	S<142>	-11973.5	336.5
2937	S<141>	-11984.5	152.5
2938	S<140>	-11995.5	244.5
2939	S<139>	-12006.5	336.5
2940	S<138>	-12017.5	152.5
2941	S<137>	-12028.5	244.5
2942	S<136>	-12039.5	336.5
2943	S<135>	-12050.5	152.5
2944	S<134>	-12061.5	244.5
2945	S<133>	-12072.5	336.5
2946	S<132>	-12083.5	152.5
2947	S<131>	-12094.5	244.5
2948	S<130>	-12105.5	336.5
2949	S<129>	-12116.5	152.5
2950	S<128>	-12127.5	244.5
2951	S<127>	-12138.5	336.5
2952	S<126>	-12149.5	152.5
2953	S<125>	-12160.5	244.5
2954	S<124>	-12171.5	336.5
2955	S<123>	-12182.5	152.5
2956	S<122>	-12193.5	244.5
2957	S<121>	-12204.5	336.5
2958	S<120>	-12215.5	152.5
2959	S<119>	-12226.5	244.5
2960	S<118>	-12237.5	336.5
2961	S<117>	-12248.5	152.5
2962	S<116>	-12259.5	244.5
2963	S<115>	-12270.5	336.5
2964	S<114>	-12281.5	152.5
2965	S<113>	-12292.5	244.5
2966	S<112>	-12303.5	336.5
2967	S<111>	-12314.5	152.5
2968	S<110>	-12325.5	244.5
2969	S<109>	-12336.5	336.5
2970	S<108>	-12347.5	152.5
2971	S<107>	-12358.5	244.5
2972	S<106>	-12369.5	336.5
2973	S<105>	-12380.5	152.5
2974	S<104>	-12391.5	244.5
2975	S<103>	-12402.5	336.5
2976	S<102>	-12413.5	152.5
2977	S<101>	-12424.5	244.5
2978	S<100>	-12435.5	336.5
2979	S<99>	-12446.5	152.5
2980	S<98>	-12457.5	244.5
2981	S<97>	-12468.5	336.5
2982	S<96>	-12479.5	152.5
2983	S<95>	-12490.5	244.5
2984	S<94>	-12501.5	336.5
2985	S<93>	-12512.5	152.5
2986	S<92>	-12523.5	244.5
2987	S<91>	-12534.5	336.5
2988	S<90>	-12545.5	152.5
2989	S<89>	-12556.5	244.5
2990	S<88>	-12567.5	336.5
2991	S<87>	-12578.5	152.5
2992	S<86>	-12589.5	244.5

No.	Name	X	Y
2993	S<85>	-12600.5	336.5
2994	S<84>	-12611.5	152.5
2995	S<83>	-12622.5	244.5
2996	S<82>	-12633.5	336.5
2997	S<81>	-12644.5	152.5
2998	S<80>	-12655.5	244.5
2999	S<79>	-12666.5	336.5
3000	S<78>	-12677.5	152.5
3001	S<77>	-12688.5	244.5
3002	S<76>	-12699.5	336.5
3003	S<75>	-12710.5	152.5
3004	S<74>	-12721.5	244.5
3005	S<73>	-12732.5	336.5
3006	S<72>	-12743.5	152.5
3007	S<71>	-12754.5	244.5
3008	S<70>	-12765.5	336.5
3009	S<69>	-12776.5	152.5
3010	S<68>	-12787.5	244.5
3011	S<67>	-12798.5	336.5
3012	S<66>	-12809.5	152.5
3013	S<65>	-12820.5	244.5
3014	S<64>	-12831.5	336.5
3015	S<63>	-12842.5	152.5
3016	S<62>	-12853.5	244.5
3017	S<61>	-12864.5	336.5
3018	S<60>	-12875.5	152.5
3019	S<59>	-12886.5	244.5
3020	S<58>	-12897.5	336.5
3021	S<57>	-12908.5	152.5
3022	S<56>	-12919.5	244.5
3023	S<55>	-12930.5	336.5
3024	S<54>	-12941.5	152.5
3025	S<53>	-12952.5	244.5
3026	S<52>	-12963.5	336.5
3027	S<51>	-12974.5	152.5
3028	S<50>	-12985.5	244.5
3029	S<49>	-12996.5	336.5
3030	S<48>	-13007.5	152.5
3031	S<47>	-13018.5	244.5
3032	S<46>	-13029.5	336.5
3033	S<45>	-13040.5	152.5
3034	S<44>	-13051.5	244.5
3035	S<43>	-13062.5	336.5
3036	S<42>	-13073.5	152.5
3037	S<41>	-13084.5	244.5
3038	S<40>	-13095.5	336.5
3039	S<39>	-13106.5	152.5
3040	S<38>	-13117.5	244.5
3041	S<37>	-13128.5	336.5
3042	S<36>	-13139.5	152.5
3043	S<35>	-13150.5	244.5
3044	S<34>	-13161.5	336.5
3045	S<33>	-13172.5	152.5
3046	S<32>	-13183.5	244.5
3047	S<31>	-13194.5	336.5
3048	S<30>	-13205.5	152.5
3049	S<29>	-13216.5	244.5
3050	S<28>	-13227.5	336.5
3051	S<27>	-13238.5	152.5
3052	S<26>	-13249.5	244.5
3053	S<25>	-13260.5	336.5
3054	S<24>	-13271.5	152.5
3055	S<23>	-13282.5	244.5
3056	S<22>	-13293.5	336.5
3057	S<21>	-13304.5	152.5
3058	S<20>	-13315.5	244.5
3059	S<19>	-13326.5	336.5
3060	S<18>	-13337.5	152.5

No.	Name	X	Y
3061	S<17>	-13348.5	244.5
3062	S<16>	-13359.5	336.5
3063	S<15>	-13370.5	152.5
3064	S<14>	-13381.5	244.5
3065	S<13>	-13392.5	336.5
3066	S<12>	-13403.5	152.5
3067	S<11>	-13414.5	244.5
3068	S<10>	-13425.5	336.5
3069	S<9>	-13436.5	152.5
3070	S<8>	-13447.5	244.5
3071	S<7>	-13458.5	336.5
3072	S<6>	-13469.5	152.5
3073	S<5>	-13480.5	244.5
3074	S<4>	-13491.5	336.5
3075	S<3>	-13502.5	152.5
3076	S<2>	-13513.5	244.5
3077	S<1>	-13524.5	336.5
3078	S LB	-13535.5	152.5
3079	DUMMY87	-13546.5	244.5
3080	DUMMY88	-13557.5	336.5
3081	DUMMY89	-13568.5	152.5
3082	DUMMY90	-13579.5	244.5
3083	DUMMY91	-13590.5	336.5
3084	DUMMY92	-13601.5	152.5
3085	DUMMY93	-13612.5	244.5
3086	DUMMY94	-13623.5	336.5
3087	Aligment mark L1	-13706	346
3088	Aligment mark L2	-13706	259
3089	Aligment mark R1	13706	346
3090	Aligment mark R2	13706	259

5. System Interface

5.1. Interface Type Selection

The selection of a given interfaces are done by setting LANSEL, IM2, IM1, IM0 pins and Page0_BA_bit0 as show in **Table 5.1.1**

Table 5.1.1 Interface Type Selection

External Pad Set				register	Configuration of				
LANSEL	IM2	IM1	IM0	Page0_BA_bit0	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N
0	0	0	0	1	CLKP/N	D3P/N	D2P/N	D1P/N	D0P/N
0	0	0	1	1	CLKN/P	D3N/P	D2N/P	D1N/P	D0N/P
0	0	1	0	1	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N
0	0	1	1	1	CLKN/P	D0N/P	D1N/P	D2N/P	D3N/P
0	1	0	0	1	CLKP/N	D3P/N	D0P/N	D1P/N	D2P/N
0	1	0	1	1	CLKN/P	D3N/P	D0N/P	D1N/P	D2N/P
0	1	1	0	1	CLKP/N	D2P/N	D1P/N	D0P/N	D3P/N
0	1	1	1	1	CLKN/P	D2N/P	D1N/P	D0N/P	D3N/P
0	0	0	0	0	CLKP/N		D2P/N	D1P/N	D0P/N
0	0	0	1	0	CLKN/P		D2N/P	D1N/P	D0N/P
0	0	1	0	0	CLKP/N	D0P/N	D1P/N	D2P/N	
0	0	1	1	0	CLKN/P	D0N/P	D1N/P	D2N/P	
0	1	0	0	0	CLKP/N		D0P/N	D1P/N	D2P/N
0	1	0	1	0	CLKN/P		D0N/P	D1N/P	D2N/P
0	1	1	0	0	CLKP/N	D2P/N	D1P/N	D0P/N	
0	1	1	1	0	CLKN/P	D2N/P	D1N/P	D0N/P	
1	0	0	0	0	CLKP/N			D1P/N	D0P/N
1	0	0	1	0	CLKN/P			D1N/P	D0N/P
1	0	1	0	0	CLKP/N	D0P/N	D1P/N		
1	0	1	1	0	CLKN/P	D0N/P	D1N/P		
1	1	0	0	0	CLKP/N		D0P/N	D1P/N	
1	1	0	1	0	CLKN/P		D0N/P	D1N/P	
1	1	1	0	0	CLKP/N		D1P/N	D0P/N	
1	1	1	1	0	CLKN/P		D1N/P	D0N/P	
Others					Reserved				

5.2. DSI system interface

5.2.1.General Description

The MIPI DSI is enabled or disabled by external IM[2:0] and LANSEL pin.




Figure 13 DSI system interface diagram

5.2.2.Interface Level Communication

The display module uses data and clock lane differential pairs for DSI (DSI-2M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode. High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode.

There are used different modes and protocols in each mode when there are wanted to transfer information from the MPU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Table 10 High Speed and Low-Power Lane Pair State Codes

Lane Pair State Code	Line DC Voltage		High Speed	Low Power	
	DATA_P	DATA_N	Burst Mode	Control	Escape
HS-0	Low	High	Differential – 0	Note 1	Note 1
HS-1	High	Low	Differential – 1	Note 1	Note 1
LP-00	Low	Low	Not Defined	Bridge	Space
LP-01	Low	High	Not Defined	HS – Request	Mark - 0
LP-10	High	Low	Not Defined	LP - Request	Mark - 1
LP-11	High	High	Not Defined	Stop	Note 2

Note 1 Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.

Note 2 If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control Mode.

Note 3 $n = 0$ and 1 (D1+/- lanes only for HS-0 and HS-1)

GC Confidential

5.2.3.DSI-CLK Lanes

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM).

These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences.

The principal flow chart of the different clock lanes power modes is illustrated below.




Figure 14 Clock Lanes Power Modes

5.2.4. Low Power Mode (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:

After SW Reset, HW Reset or Power On Sequence =>LP-11

After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code)
=>LP-10 =>LP-11 (LPM).

This sequence is illustrated below.




Figure 15 From ULPM to LPM

After DSI-CLK+/- lanes are leaving High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code)
=>HS-0=>LP-11 (LPM). This sequence is illustrated below.




Figure 16 From High Speed Clock Mode (HSCM) to LPM

All three mode changes are illustrated a flow chart below




Figure 17 All Three Mode Changes to LPM on the Flow Chart

5.2.5.Ultra Low Power Mode (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM).

This sequence is illustrated below.




Figure 18 From LPM to ULPM

The mode change is also illustrated below.




Figure 19 Mode Change from LPM to ULPM on the Flow Chart

5.2.6. High-Speed Clock Mode (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes.

The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00

=>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.




Figure 20 From LPM to HSCM

The mode change is also illustrated below.




Figure 21 Mode Change from LPM to HSCM on the Flow Chart

The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-D1+/- or DSI-D0+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.

The burst of the high speed clock consists of:

Even number of transitions

Start state is HS-0

End state is HS-0




Figure 22 High Speed Clock Burst^{Note}

- ^{Note}
1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
 2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

5.2.7.DSI-D1 and DSI-D0 Data Lanes

DSI-D1+/- and DSI-D0+/- Data Lanes can be driven in different modes which are:

Escape Mode (Only DSI-D0+/- data lanes are used)

High-Speed Data Transmission (DSI-D1+/- and DSI-D0+/- data lanes are used)

Bus Turnaround Request (Only DSI-D0+/- data lanes are used)

These modes and their entering codes are defined on the following table.

Table 11 Entering and Leaving Sequences^{Note}

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11 → LP-10 → LP-00 → LP-01 → LP-00	LP-00 → LP-10 → LP-11
High-Speed Data	LP-11 → LP-01 → LP-00 → HS-0	(HS-0 or HS-1) → LP-11
Bus Turnaround Request	LP-11 → LP-10 → LP-00 → LP-10 → LP-00	Hi-Z

^{Note} 1. DSI-D1+/- and DSI-D0+/- data lanes are used.
2. More information on chapter "Bus Turnaround".

5.2.8.Escape Modes

DSI-D0+/- data lanes can be used in different Escape Modes when data lanes are in Low Power (LP) mode. These Escape Modes are used to:

- Send “Low-Power Data Transmission” (LPDT) e.g. from the MPU to the display module,
- Drive data lanes to “Ultra-Low Power State” (ULPS),
- Indicate “Remote Application Reset” (RAR), which is resetting the display module,
- Indicate “Acknowledge” (ACK), which is used for a non-error event from the display module to the MPU.

The basic sequence of the Escape Mode is as follow

Start: LP-11

Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00

Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.

A load if it is needed

Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11

End: LP-11

This basic construction is illustrated below:




Figure 23 General Escape Mode Sequence

There are a total of eight Escape Commands (EC) divided into two types, Modes and Triggers, see Table 12: Escape Commands.

An example of a Mode type Escape Command is 'Ultra-Low Power Mode' where the MPU instructs the display module to enter it's Ultra-Low Power Mode.

Escape commands are defined on the next table.

Table 12 Escape Commands^{Note}

Escape command	Command Type Mode / Trigger	Entry command Pattern (First Bit -+ Last Bit Transmitted)	Dn	
Low-Power Data	Mode	1110 0001 b	-	X
Ultra-Low Power Mode	Mode	0001 1110 b	X	X
Undefined-1, ^{Note 1}	Mo	1001 1111 b	-	-
Undefined-2, ^{Note 1}	Mo	1101 1110 b	-	-
Remote Application Reset	Trigger	0110 0010 b	-	X
Acknowledge	Trigger	0010 0001 b	-	X
Unknown-5, ^{Note 1}	Trigger	1010 0000 b	-	-

^{Note} 1. This Escape command support has not been implemented on the display module.

n = 1

x = Supported

- = Not Supported

5.2.9. Low-Power Data Transmission (LPDT)

The MPU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MPU.

The Low Power Data Transmission (LPDT) is using a following sequence:

Start: LP-11

Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00

Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)

Load (Data):

One or more bytes (8 bit)

Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes

• Mark-1: LP-00 =>LP-10 =>LP-11

End: LP-11

This sequence is illustrated for reference purposes below:




Figure 24 Low-Power Data Transmission (LPDT)^{Note}




Figure 25 Pause (Example)

^{Note} Load (Data) is presenting that the first bit is logical '1' in this example.

5.2.10. Ultra-Low Power State (ULPS)

The MPU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode.

The Ultra-Low Power State (ULPS) is using a following sequence:

Start: LP-11

Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00

Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)

Ultra-Low Power State (ULPS) when the MPU is keeping data lanes low

• Mark-1: LP-00 =>LP-10 =>LP-11

End: LP-11

This sequence is illustrated for reference purposes below:




Figure 26 Ultra-Low Power State (ULPS)

5.2.11. Acknowledge (ACK)

The display module can inform to the MPU when an error has not recognized on it by Acknowledge (ACK). The display module is sending the Acknowledge (ACK) what is using a following sequence:

Start: LP-11

Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00

Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)

• Mark-1: LP-00 =>LP-10 =>LP-11

End: LP-11

This sequence is illustrated for reference purposes below:




Figure 28 Acknowledge (ACK)

5.2.12. Entering High-Speed Data Transmission (TSOT of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MPU. See more information on chapter “High-Speed Clock Mode (HSCM)”.

Data lanes DSI-D1+/- and DSI-D0+/- of the display module are entering (T_{SOT}) in the High-Speed Data Transmission (HSDT) as follows

Start: LP-11

HS-Request: LP-01

HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)

Rx Synchronization: 011101 (Tx (= MPU) Synchronization: 0001 1101)

End: High-Speed Data Transmission (HSDT) – Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (T_{SOT} of HSDT) sequence is illustrated below




Figure 29 Entering High-Speed Data Transmission (T_{SOT} of HSDT)

5.2.13. Leaving High-Speed Data Transmission (TEOT of HSDT)

The display module is leaving the High-Speed Data Transmission (T_{EOT} of HSDT) when Clock lanes DSI-CLK+/- are in the High-Speed Clock Mode (HSCM) by the MPU and this HSCM is kept until data lanes DSI-D1+/- and DSI-D0+/- are in LP-11 mode. See more information on chapter “High-Speed Clock Mode (HSCM)”.

Data lanes DSI-D1+/- and DSI-D0+/- of the display module are leaving from the High-Speed Data Transmission (T_{EOT} of HSDT) as follows

Start: High-Speed Data Transmission (HSDT)

Stops High-Speed Data Transmission

- o MPU changes to HS-1, if the last load bit is HS-0
- o MPU changes to HS-0, if the last load bit is HS-1

End: LP-11 (Rx: Lane Termination Disable)

his same leaving High-Speed Data Transmission (T_{EOT} of HSDT) sequence is illustrated below




Figure 30 Leaving High-Speed Data Transmission (T_{EOT} of HSDT)^{Note}

- ^{Note}
1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
 2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

5.2.14. Burst of the High-Speed Data Transmission (HSDT)

The burst of the “High-Speed Data Transmission” (HSDT) can consist of one data packet or several data packets.

These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter “Short Packet (SPa) and Long Packet (LPa) Structures”.

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.




Figure 31 Single Packet in Low-Speed Data Transmissions

The multiple packets in High-Speed Data Transmission is illustrated for reference purposes below:




Figure 32 Multiple Packets in High-Speed Data Transmission – Examples

Table 13 Abbreviations

Abbreviation	Explanation
EOT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Both of Data lanes are '1's (Stop Mode)
SPa	Short Packet
SOT	Start of the Transmission

Byte orders of the sent packet is in High-Speed Data Transmission (HSDT) as follows.




Figure 33 Single Packet in HSDT – Even Number of Bytes




Figure 34 Single Packet in HSDT – Odd Number of Byte




Figure 35 Start of Transmission (SoT) in HSDT for Multiple Packets




Figure 36 Continue Multiple Packets in HSDT when Number of Bytes is Equal on Both Data Lanes at the End of the Packet




Figure 37 Continue Multiple Packets in HSDT when Number of Bytes is not Equal on Both Data Lanes at the End of the Packet




Figure 38 End of Transmission (EoT) in HSDT when Number of Bytes is Equal on Both Data Lanes at the End of the Packet




Figure 39 End of Transmission (EoT) in HSDT when Number of Bytes is not Equal on Both Data Lanes at the End of the Packet

5.2.15. Bus Turnaround (BTA)

The MPU or display module, which is controlling DSI-D0+/- Data Lanes, can start a bus turnaround procedure when it wants information from a receiver, which can be the MPU or display module.

The MPU and display module are using the same sequence when this bus turnaround procedure is used. This sequence is described for reference purposes, when the MPU wants to do the bus turnaround procedure to the display module, as follows.

Start (MPU): LP-11

Turnaround Request (MPU): LP-11 =>LP-10 =>LP-00 => LP-10 => LP-00

The MPU waits until the display module is starting to control DSI-D0+/- data lanes and the MPU stops to control DSI-D0+/- data lanes (= High-Z)

The display module changes to the stop mode: LP-00 =>LP-10 =>LP-11

The same bus turnaround procedure (From the MPU to the display module) is illustrated below




Figure 40 Bus Turnaround Procedure

MPU and display module terms are switched on the Figure 40, if the Bus Turnaround (BTA) is from the display module to the MPU.



5.2.16. Short Packet (SPa) and Long Packet (LPa) Structures

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes^{Note}. The lengths of the packets are

Short Packet (SPa): 4 bytes

Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



^{Note} Short Packet (SPa) and Long Packet (LPa) are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sending).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

LP-11 => SoT => SPa => LPa => SPa => SPa => EoT => LP-11

LP-11 => SoT => SPa => SPa => SPa => EoT => LP-11

LP-11 => SoT => LPa => LPa => LPa => EoT => LP-11

5.2.17. Bit Order of the Byte on Packets

The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last.

This same order is illustrated for reference purposes below.




Figure 43 Bit Order of the Byte on Packets

5.2.18. Byte Order of the Multiple Byte Information on Packets

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last

e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last.

This same order is illustrated for reference purposes below.




Figure 44 Byte Order of the Multiple Byte Information on Packets

5.2.19. Packet Header (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):

1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)

2nd and 3rd bytes: Packet Data (PD), Data 0 and 1

4th byte: Error Correction Code (ECC)




Figure 45 Packet Header (PH) on Short Packet (SPa)

Short Packet (LPa):

1st byte: Data Identification (DI) => Identification that this is Long Packet (LPa)

2nd and 3rd bytes: Word Count (WC)

4th byte: Error Correction Code (ECC)




Figure 46 Packet Header (PH) on Long Packet (LPa)

5.2.20. Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:

Virtual Channel (VC), 2 bits, DI[7...6]

Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated, see figure below.




Figure 47 Data Identification (DI) Structure

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below.




Figure 48 Data Identification (DI) on the Packet Header (PH)

5.2.21. Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MPU.

Bits of the Virtual Channel (VC) are illustrated for reference purposes below.




Figure 49 Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can address 4 different channels for e.g. 4 different display modules. Devices are using the same virtual channel what the MPU is using to send packets to them e.g.

The MPU is using the virtual channel 0 when it sends packets to this display module. This display module is also using the virtual channel 0 when it sends packets to the MPU. This functionality is illustrated below.




Figure 50 Virtual Channel (VC) Configuration

Virtual Channel (VC) is always 0 ($DI[7..6]=VC[1..0]=00_b$) when the MPU is sending "End of Transmission Packet" to the display module. See chapter "End of Transmission Packet (EoTP)".

This display module is not supporting the virtual channel selector for other devices (1 to 3) when the only possible virtual channel ($VC[1..0]$) is 00b for this display module.

5.2.22. Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.




Figure 51 Data Type (DT) on the Packet Header (PH)

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MPU to the display module (or other devices) and vice versa. These Data Type (DT) are defined on tables below.

Table 14 Data Type (DT) from the MPU to the Display Module (GC9702C)

From the MPU to the Display Module (GC9702C)									
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	He	Description	Short/Long	Abbreviati
0	0	1	0	0	0	08	End of Transmission Packet, ^{Note 1}	SPa (Short	EoTP
0	0	0	1	0	1	05	DCS Write, No Parameter	SPa (Short	DCSWN-S
0	1	0	1	0	1	15	DCS Write, 1 Parameter	SPa (Short	DCSW1-S
0	0	0	1	1	0	06	DCS Read, No Parameter	SPa (Short	DCSRN-S
1	1	0	1	1	1	37	Set Maximum Return Packet	SPa (Short	SMRPS-S
0	0	1	0	0	1	09	Null Packet, No Data, ^{Note 2}	LPa (Long	NP-L
1	1	1	0	0	1	39	DCS Write Long	LPa (Long	DCSW-L

^{Note 1} This can be used when the MPU wants to secure that there is the end of the transmission in High Speed Data Transferring (HSDT) mode.

^{Note 2} This can be used when data lanes are wanted to keep in High Speed Data Transferring (HSDT) Mode.

Table 15 Data Type (DT) from the Display Module (GC9702C) to the MPU

From the Display Module (GC9702C) to the MPU									
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex	Description	Short/Long Packet	Abbreviation
0	0	0	0	1	0	02	Acknowledge with Error Report	SPa (Short Packet)	AwER
0	1	1	1	0	0	1C	DCS Read Long Response	LPa (Long Packet)	DCSRR-L
1	0	0	0	0	1	21	DCS Read Short Response, 1 byte returned	SPa (Short Packet)	DCSRR1-S
1	0	0	0	1	0	22	DCS Read Short Response, 2 byte returned	SPa (Short Packet)	DCSRR2-S

The receiver is ignored other Data Type (DT) if they are not defined on tables: “Table 14 Data Type (DT) from the MPU to the Display Module (or Other Devices)” or “Table 15 Data Type (DT) from the Display Module (or Other Devices) to the MPU”.

5.2.23. Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.

Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last. Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.

Packet Data (PD) information:

Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)

Data 1: 01hex (DCS's parameter)




Figure 52 Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)

Data 1: 00hex (Null)




Figure 53 Packet Data (PD) for Short Packet (SPa), 1 Byte Information

5.2.24. Word Count (WC) on the Long Packet (LPa)

Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH). Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.




Figure 54 Word Count (WC) on the Long Packet (LPa)




Figure 55 Packet Data in Short and Long Packets

5.2.25. Error Correction Code (ECC)

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors. The ECC protects the following fields:

Short Packet (SPa): Data Identification (DI) byte (8 bits: D[0...7]), Packet Data (PD) bytes (16 bits: D[8...23]) and ECC (8 bits: P[0...7])

Long Packet (LPa): Data Identification (DI) byte (8 bits: D[0...7]), Word Count (WC) bytes (16 bits: D[8...23]) and ECC (8 bits: P[0...7])

D[23...0] and P[7...0] are illustrated for reference purposes below.




Figure 56 D[23...0] and P[7...0] on the Short Packet (SPa)




Figure 57 D[23...0] and P[7...0] on the Long Packet (LPa)

Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.

Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

- $P2 = D0 \oplus D2 \oplus D3 \oplus D5 \oplus D6 \oplus D9 \oplus D11 \oplus D12 \oplus D15 \oplus D18 \oplus D20 \oplus D21 \oplus D22$
- $P1 = D0 \oplus D1 \oplus D3 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12 \oplus D14 \oplus D17 \oplus D20 \oplus D21 \oplus D22 \oplus D23$
- $P0 = D0 \oplus D1 \oplus D2 \oplus D4 \oplus D5 \oplus D7 \oplus D10 \oplus D11 \oplus D13 \oplus D16 \oplus D20 \oplus D21 \oplus D22 \oplus D23$

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).




Figure 58 XOR Functionality on the Short Packet (SPa)




Figure 59 XOR Functionality on the Long Packet (LPa)

The transmitter (The MPU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MPU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MPU and the receiver is the display module, is illustrated for reference purposes below.




Figure 60 Internal Error Correction Code (IECC) on the Display Module (The Receiver)

The sent data bits (D[23...0]) and ECC (P[7...0]) are received correctly, if a value of the PO[7...0]) is 00h. The sent data bits (D[23...0]) and ECC (P[7...0]) are not received correctly, if a value of the PO[7...0]) is not 00h.

ECC P[7...0]	1	1	0	0	0	0	0	0	03h
IECC PI[7...0]	1	1	0	0	0	0	0	0	03h
XOR(ECC, IECC) => PO[7...0]	0	0	0	0	0	0	0	0	= 00h => No Error
	L							M	
	S							S	
	B							B	

Figure 61 Internal XOR Calculation between ECC and IECC Values – No Error

ECC P[7...0]	1	1	0	0	0	0	0	0	03h
IECC PI[7...0]	1	1	1	1	0	0	0	0	0Fh
XOR(ECC, IECC) => PO[7...0]	0	0	1	1	0	0	0	0	= 0Ch => Error
	L							M	
	S							S	
	B							B	

Figure 62 Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

Table 16 One Bit Error Value of the Error Correction Code (ECC)

Data	PO	PO	PO	PO	PO	PO	PO	PO	Hex
D[0]	0	0	0	0	0	1	1	1	07h
D[1]	0	0	0	0	1	0	1	1	0Bh
D[2]	0	0	0	0	1	1	0	1	0Dh
D[3]	0	0	0	0	1	1	1	0	0Eh
D[4]	0	0	0	1	0	0	1	1	13h
D[5]	0	0	0	1	0	1	0	1	15h
D[6]	0	0	0	1	0	1	1	0	16h
D[7]	0	0	0	1	1	0	0	1	19h
D[8]	0	0	0	1	1	0	1	0	1Ah
D[9]	0	0	0	1	1	1	0	0	1Ch
D[10]	0	0	1	0	0	0	1	1	23h
D[11]	0	0	1	0	0	1	0	1	25h
D[12]	0	0	1	0	0	1	1	0	26h
D[13]	0	0	1	0	1	0	0	1	29h
D[14]	0	0	1	0	1	0	1	0	2Ah
D[15]	0	0	1	0	1	1	0	0	2Ch
D[16]	0	0	1	1	0	0	0	1	31h
D[17]	0	0	1	1	0	0	1	0	32h
D[18]	0	0	1	1	0	1	0	0	34h
D[19]	0	0	1	1	1	0	0	0	38h
D[20]	0	0	0	1	1	1	1	1	1Fh
D[21]	0	0	1	0	1	1	1	1	2Fh
D[22]	0	0	1	1	0	1	1	1	37h
D[23]	0	0	1	1	1	0	1	1	3Bh

One error is detected if the value of the PO[7...0] is on Table 25: One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

- PO[7...0] = 0Eh

The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on Table 25: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.

5.2.26. Packet Data (PD) on the Long Packet (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter “Word Count (WC) on the Long Packet (LPa)”.

5.2.27. Packet Footer (PF) on the Long Packet (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa). The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial $X^{16}+X^{12}+X^5+X^0$ as it is illustrated below.




Figure 63 16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations.

The Most Significant Bit (MSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).

An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.





Figure 64 CRC Calculation – Packet Data (PD) is 01h

A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.



The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.

5.2.28. Packet Transmissions

5.2.28.1. Packet from the MPU to the Display Module

5.2.28.1.1. Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter “5.2. Command Description” is used from the MPU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.




Figure 66 Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)

5.2.28.1.2. Display Command Set (DCS) Write, No Parameter (DCSWN-S)

“Display Command Set (DCS) Write, No Parameter” is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MPU to the display module. These commands are defined on a table below. (See chapter “Command Description”)

Table 17 Display Command Set (DCS) Write, No Parameters (DCSWN-S)

Page 0 Command
NOP (00h)
Software Reset (01h)
Sleep In(10h)
Sleep Out (11h)
Normal Display Mode On (13h)
All Pixel Off (22h)
All Pixel On (23h)
Display Off (28h)
Display ON (29h)

Short Packet (SPa) is defined e.g.

Data Identification (DI)

o Virtual Channel (VC,

DI[7...6]): 00b o Data Type (DT,

DI[5...0]): 00 0101b

Packet Data (PD)

o Data 0: “Sleep In (10h)”, Display Command

Set (DCS) o Data 1: Always 00hex

Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.




Figure 67 Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

5.2.28.1.3. Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

“Display Command Set (DCS) Write, 1 Parameter” (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MPU to the display module. These commands are defined on a table (See chapter “Command Description”) below.

Table 18 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

Page 0 Command
Gamma Set (26h)
Interface Pixel Format (3Ah)
Write Display Brightness (51h)
Write CTRL Display (53h)
Write Content Adaptive Brightness control
Write CABC Minimum Brightness (5Eh)

Short Packet (SPa) is defined e.g.

Data Identification (DI)

o Virtual Channel (VC,

DI[7...6]): 00b o Data Type (DT,

DI[5...0]): 01 0101b

Packet Data (PD)

o Data 0: “Gamma Set (26h)”, Display Command

Set (DCS) o Data 1: 01hex, Parameter of the DCS

Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.




Figure 68 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example

5.2.28.1.4. Display Command Set (DCS) Write Long (DCSW-L)

“Display Command Set (DCS) Write Long” (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MPU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter “Command Description”) below.

Table 19 Display Command Set (DCS) Write Long (DCSW-L)

Page 0 Command
NOP (00h) , ^{Note 1}
Software Reset (01h) , ^{Note 1}
Sleep In(10h) , ^{Note 1}
Sleep Out (11h) , ^{Note 1}
Normal Display Mode On (13h) , ^{Note 1}
All Pixel Off (22h)
All Pixel On (23h)
Gamma Set (26h) , ^{Note 2}
Display Off (28h) , ^{Note 1}
Display ON (29h) , ^{Note 1}
Interface Pixel Format (3Ah)
Write Display Brightness (51h) , ^{Note 2}
Write CTRL Display (53h) , ^{Note 2}
Write Content Adaptive Brightness control (55h) , ^{Note 2}
Write CABC Minimum Brightness (5Eh)

^{Note 1} Also Short Packet (SPa) can be used; See chapter “Display Command Set (DCS) Write, No Parameter”

^{Note 2} Also Short Packet (SPa) can be used; See chapter “Display Command Set (DCS) Write, 1 Parameter”

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

11 1001b

Word Count (WC)

o Word Count (WC): 0001h

Error Correction Code (ECC)

Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Figure 69 Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example

Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

11 1001b

Word Count (WC)

o Word Count (WC): 0002h

Error Correction Code (ECC)

Packet Data (PD):

o Data 0: "Gamma Set (26h)", Display Command Set (DCS)
o Data 1: 01hex, Parameter of the DCS

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Figure 70 Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

Long Packet (LPa), when a Write (4 parameters) was sent, is defined e.g.

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

11 1001b

Word Count (WC)

o Word Count (WC): 0005h

Error Correction Code (ECC)

Packet Data (PD):

o Data 0: "Column Address Set (2Ah)", Display Command Set (DCS) o Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8] o Data 2: 12hex, 2nd Parameter of the DCS, Start Column SC[7...0] o Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8] o Data 4: EFhex, 4th Parameter of the DCS, End Column EC[7...0]

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Figure 71 Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

5.2.28.1.5. Display Command Set (DCS) Read, No Parameter (DCSRN-S)

“Display Command Set (DCS) Read, No Parameter” (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MPU to the display module. These commands are defined on a table (See chapter “5.2. Command Description”) below.

Table 20 Display Command Set (DCS) Read, No Parameter (DCSRN-S)

Page 0 Command
Read Display Power Mode (0Ah)
Read Display MADCTL (0Bh)
Read Display Pixel Format (0Ch)
Read Display Image Mode (0Dh)
Read Display Signal Mode (0Eh)
Read Display Self-Diagnostic Result (0Fh)
Read Display Brightness Value (52h)
Read CTRL Value Display (54h)
Read Content Adaptive Brightness Control (56h)
Read CABC Minimum Brightness (5Fh)
Read ID1 (DAh)
Read ID2 (DBh)
Read ID3 (DCh)

The MPU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is “Set Maximum Return Packet Size” (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MPU can send “Display Command Set (DCS) Read, No Parameter” to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

The MPU sends “Set Maximum Return Packet Size” (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

11 0111b

Maximum Return Packet Size

(MRPS) o Data 0: 01hex

o Data 1: 00hex

Error Correction Code (ECC)




Figure 72 Set Maximum Return Packet Size (SMRPS-S) - Example

Step 2:

The MPU wants to receive a value of the “Read ID1 (DAh)” from the display module when the MPU sends “Display Command Set (DCS) Read, No Parameter” to the display module

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

00 0110b

Packet Data (PD)

o Data 0: “Read ID1 (DAh)”, Display Command Set

(DCS) o Data 1: Always 00hex

Error Correction Code (ECC)




Figure 73 Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3: The display module can send 2 different information to the MPU after Bus Turnaround (BTA)

An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a

command, See chapter “Acknowledge with Error Report (AwER)”

Information of the received command. Short Packet (SPa) or Long Packet (LPa)

5.2.28.1.6. Null Packet, No Data (NP-L)

“Null Packet, No Data” (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MPU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed.

The display module is ignored Packet Data (PD) what the MPU is sending.

Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g. Data Identification (DI)

- o Virtual Channel (VC, DI[7...6]):

- 00b o Data Type (DT, DI[5...0]):

- 00 1001b

Word Count (WC)

- o Word Count (WC):

- 0005hex

Error Correction Code (ECC)

Packet Data (PD):

- o Data 0: 89hex (Random

- data) o Data 1: 23hex

- (Random data) o Data 2:

- 12hex (Random data) o

- Data 3: A2hex (Random

- data) o Data 4: E2hex

- (Random data)

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Figure 74 Null Packet, No Data (NP-L) - Example

End of Transmission Packet (EoTP)

“End of Transmission Packet” (EoTP) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 1000b), from the MPU to the display module. The purposes of this command is terminated the high Speed Data Transmission (HSDT) mode properly when there is added this extra packet after the last payload packet before “End of Transmission” (EoT), which is an interface level functionality.

The MPU can decide if it wants to use the “End of Transmission Packet” (EoTP) or not. The display shall have the capability to support both: i.e. If the MPU applies the EoTP, it shall report the “DSI Protocol Violation Error” when the EoTP is not detected in the High-Speed (HS). The display module error reporting shall be enabled/disabled statistically, according to the module application.

The display module is or isn’t receiving “End of Transmission Packet” (EoTP) from the MPU during the Low Power Data Transmission (LPDT) mode before “Mark-1” (= Leaving Escape mode) what ends the Low Power Data Transmission (LPDT) mode.

The display module is not allowed to send “End of Transmission Packet” (EoTP) to the MPU during the Low Power Data Transmission (LPDT) mode.

The summary of the receiving and transmitting EoTP is listed below.

Table 21 Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in High Speed Data Transmission	Display Module (DM) in Low Power Data Transmission(LPDT)
MPU => Display Module	With or Without EoTP is Supported	With or Without EoTP is Supported
Display Module => MPU	HS Mode is not available (EoTP is not available)	EoTP cannot be sent by the Display Module (DM)

Short Packet (SPa) is using a fixed format as follows

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

00 1000b

Packet Data (PD)

o Data 0: 0Fhex

o Data 1: 0Fhex

Error Correction Code (ECC)

o ECC: 01hex

This is defined on the Short Packet (SPa) as follows.




Figure 75 End of Transmission Packet (EoTP)

Some use cases of the “End of Transmission Packet” (EoTP) are illustrated only for reference purposes below.




Figure 76 End of Transmission Packet (EoTP)-Examples

5.2.28.2. Packet from the Display Module to the MPU

5.2.28.2.1. Used Packet types

The display module is always using Short Packet (SPa) or Long Packet (LPa), when it is returning information to the MPU after the MPU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter “Display Command Set (DCS) Read, No Parameter” (DCSRN-S)) or an Acknowledge with Error Report (See chapter: “Acknowledge with Error Report (AwER)” (AwER)).

The used packet type is defined on Data Type (DT). See chapter “Data Type (DT)”. It is not possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent in one packet.

Both cases are illustrated for reference purposes below.




Figure 77 Return Bytes on Single Packet




Figure 78 Return Bytes on Several Packets – Not Possible

Exception:

The display module is returning 2 packets (1st packet: Data, 2nd Packet: Acknowledge with Error Report) to the MPU when the display module has received a read command (See chapter “Display Command Set (DCS) Read, No Parameter (DCSRN-S)”) where has been detected and corrected a single bit error by the EEC (See bit 8 on “Table 22: Acknowledge with Error Report (AwER) for Short Packet (SPa) Response”).

These return packets are illustrated for reference purposes below.




Figure 79 Exception when Return Bytes on Several Packets

AwER = Acknowledge with Error Report

5.2.28.2.2.Acknowledge with Error Report (AwER)

“Acknowledge with Error Report” (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MPU. The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to ‘1’, as they are defined on the following table.

Table 22 Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

B	Description
0	SoT Error
1	SoT Sync
2	EoT Sync
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to ‘0’ internally
15	DSI Protocol Violation

Table 23 Acknowledge with Error Report (AwER) for Short Packet (SPa) Response

Bit	Description
0	SoT Error
1	SoT Sync
2	EoT Sync
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Reserved, Set to ‘0’ internally Set to ‘0’ internally (Only for Long Packet
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to ‘0’ internally
15	DSI Protocol Violation

These errors are included from all packages what has been received from the MPU to the display module, before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined

e.g.

Data Identification (DI)

o Virtual Channel (VC, DI[7...6]):

00b o Data Type (DT, DI[5...0]):

00 0010b

Packet Data (PD)

o Bit 8: ECC Error, single-bit (detected and corrected) o AwER: 0100h

Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.




Figure 80 Acknowledge with Error Report (AwER) – Example

It is possible that the display module has received several packets, which have included errors, from the MPU before the MPU is doing Bus Turnaround (BTA). Some examples are illustrated for reference purposes below.




Figure 81 Errors Packets

Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check “Read Display Signal Mode (0Eh)” and “Read Number of the Errors on DSI (05h)” commands. The bit D0 of the “Read Display Signal Mode (0Eh)” command has been set to ‘1’ if a received packet includes an error.

The number of the packets, which are including an **ECC or CRC** error, are calculated on the RDNUMED register, which can read “Read Number of the Errors on DSI (05h)” command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the “Read Display Signal Mode (0Eh)” command to ‘0’ after the MPU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.




Figure 82 Flow Chart for Errors on DSI^{Note}

^{Note} 1. This information can be Interface or Packet Level Communication but it is always from the MPU to the display module in this case.

2. CRC or ECC error

5.2.28.2.3. DCS Read Long Response (DCSRR-L)

“DCS Read Long Response” (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 011100b), from the display module to the MPU. “DCS Read Long Response” (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MPU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD)

GC Confidential

Packet Footer (PF)

This is defined on the Long Packet (LP) as follows.




Figure 83 DCS Read Long Response (DCSRR-L) - Example

DCS Read Short Response, 1 Byte Returned (DCSRR1-S)

“DCS Read Short Response, 1 Byte Returned” (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MPU. “DCS Read Short Response, 1 Byte Returned (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MPU has sent to the display module.

Short Packet (SPa) is defined e.g.

Data Identification (DI)

Virtual Channel (VC, DI[7...6]):

00b

Data Type

(DT, DI[5...0]): 10 0001b

Packet Data

(PD) Data 0:

45hex

Data 1: 00hex (Always)

Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.




Figure 84 DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example

5.2.28.2.4. DCS Read Short Response, 2 Bytes Returned (DCSRR2-S)

“DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MPU. “DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MPU has sent to the display module.

Short Packet (SPa) is defined e.g.

This is defined on the Short Packet (SPa) as follows.




Figure 85 DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

5.2.29. Communication Sequences

The communication sequences can be done on interface or packet levels between the MPU and the display module. See chapters “Interface Level Communication” and “Packet Level Communication”.

This communication sequence description is for DSI data lanes (DSI-D0+/- and DSI-D1+/-) and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically. See chapter “DSI-CLK Lanes”.

Functions of the interface level communication is described on the following table.

Table 24 Interface Level Communication

Interface	Abbreviation	Interface Action Description
Low Power	LP-11	Stop State
	LPDT	Low Power Data
	ULPS	Ultra-Low Power State
	RAR	Remote Application Reset
	ACK	Acknowledge (No Error)
	BTA	Bus Turnaround
High	HSDT	High speed Data

Functions of the packet level communication are described on the following table.

Table 25 Packet Level Communication

Interface Mode	Abbreviation	Packet	Interface Action Description
MPU	DCSW1-S	Short	DCS Write, 1 Parameter
	DCSWN-S	Short	DCS Write, No Parameter
	DCSW-L	Long	DCS Write Long
	DCSRN-S	Short	DCS Read, No Parameter
	SMRPS-S	Short	Set Maximum Return Packet
	NP-L	Long	Null Packet, No Data
	EoTP	Short	End of Transmission Packet
Display Module (GC9702C)	AwER	Short	Acknowledge with Error Packet
	DCSRR-L	Long	DCS Read Long Response
	DCSRR1-S	Short	DCS Read Short Response
	DCSRR2-S	Short	DCS Read Short Response

5.2.30. Sequences

5.2.30.1. DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” is defined on chapter “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” and example sequences, how this packet is used, is described on following tables.

Table 26 DCS Write, 1 Parameter Sequence – Example 1

DCS Write, 1 Parameter Sequence – Example 1						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Pac ket	Interface Mode Control		Interface Mode	Pac ket	
1	- -	LP-11	- +	- -	- -	Start
2	DCSW1-S	LPDT	- +	- -	-	
3	- -	LP-11	- +	- -	- -	End

Table 27 DCS Write, 1 Parameter Sequence – Example 2

DCS Write, 1 Parameter Sequence – Example 2						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Pac ket Sen	Interface Mode Control		Interface Mode Control	Pack et Send	
1	- -	LP-11	- +	- -	- -	Start
2	DCSW1-S	HSDT	- +	- -	--	
3	EoTP	HSDT	- +	- -	--	End of Transmission Packet
4	- -	LP-11	- +	- -	- -	End

5.2.30.2. DCS Write, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” is defined on chapter “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” and example sequences, how this packet is used, is described on following tables.

Table 29 DCS Write, No Parameter Sequence – Example 1

DCS Write, No Parameter Sequence – Example 1						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	- -	LP-1 1	- +	- -	- -	Start
2	DCSWN-S	LPDT	-+	--	--	
3	- -	LP-1 1	- +	- -	- -	End

Table 30 DCS Write, No Parameter Sequence – Example 2

DCS Write, No Parameter Sequence – Example 2						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	- -	LP-1 1	- +	- -	- -	Start
2	DCSWN-S	HSD T	- +	- -	- -	
3	EoTP	HSD T	- +	--	--	End of Transmission Packet
4	- -	LP-1 1	- +	- -	- -	End

Table 31 DCS Write, No Parameter Sequence – Example 3

5.2.30.3. DCS Write Long Sequence

A Long Packet (LPa) of “Display Command Set (DCS) Write Long (DCSW-L)” is defined on chapter “Display Command Set (DCS) Write Long (DCSW-L)” and example sequences, how this packet is used, is described on following tables.

Table 32 DCS Write Long Sequence – Example 1

DCS Write Long Sequence – Example 1						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	-+	-	--	Start
2	DCSW-L	LPDT	-+	-	--	
3	--	LP-11	-+	-	--	End

Table 33 DCS Write Long Sequence – Example 2

DCS Write Long Sequence – Example 2						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	-+	-	--	Start
2	DCSRN-S	HSDT	-+	-	--	
3	EoTP	HSDT	-+	-	--	End of Transmission Packet
4	--	LP-11	-+	-	--	End

5.2.30.4. DCS Read, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” is defined on chapter “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” and example sequences, how this packet is used, is described on following tables.

GC Confidential

5.2.30.5. Null Packet, No Data Sequence

A Long Packet (LPa) of “Null Packet, No Data (NP-L)” is defined on chapter “Null Packet, No Data (NP-L)” and an example sequence, how this packet is used, is described on the following table.

Table 37 Null Packet, No Data Sequence - Example

Null Packet, No Data Sequence – Example						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	- +	-	-	Start
2	NP-L	HSDT	- +	-	-	Only High Speed Data Transmission is used
3	EoTP	HSDT	- +	-	-	End of Transmission Packet
4	-	LP-11	- +	-	-	End

5.2.30.6. End of Transmission Packet

A Short Packet (SPa) of “End of Transmission (EoTP)” is defined on chapter “8.1.3.2.1.7 End of Transmission Packet (EoTP)” and an example sequence, how this packet is used, is described on the following table.

Table 38 End of Transmission Packet – Example

End of Transmission Packet – Example						
Line	MPU		Information Direction	Display Module (GC9702C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	- +	-	--	Start
2	NP-L	HSDT	- +	-	--	Only High Speed Data Transmission is used
3	EoTP	HSDT	- +	-	--	End of Transmission Packet
4	--	LP-11	- +	-	--	End

5.3. Display Data Format

5.3.1.16-bit per Pixel, Long packet, Data Type 00 1110 (0Eh)

Packed Pixel Stream 16-Bit Format is a Long Packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is red (5 bits), green (6 bits), and blue (5 bits), in that order. Note that the “Green” component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, GC9702C has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifact.




Figure 89 16-bit per Pixel, Data Type 00 1110 (0Eh)

5.3.2.18-bit per Pixel, Long packet, Data Type = 01 1110 (1Eh)

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four 1246 pixels (nine bytes).




Figure 90 18-bit per Pixel, Data Type = 01 1110 (1Eh)

18-bit per Pixel, Long packet, Data Type = 10 1110 (2Eh)

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the link. This requires more bandwidth than the “packed” format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.




Figure 91 18-bit per Pixel, Data Type = 10 1110 (2Eh)

5.3.3. 24-bit per Pixel, Long packet, Data Type = 11 1110 (3Eh)

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.




Figure 92 24-bit per Pixel, Data Type = 11 1110 (3Eh)

6. Command

6.1. User Command Set

Table 6.1.1 User Command Set

R/W	Address	Parameter								Function
	MIPI	D7	D6	D5	D4	D3	D2	D1	D0	
R	04h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read display ID
		ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
		ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
R	0Ah	Booster	idle		sleep_out	normal_on	disp_on			Read Display Power Mode
R	0Bh				gs	bgr	ss			Read Display MADCTR
R	0Dh			inv_on	pixel_on	pixel_off				Read Display Image Mode
R	0Eh	TE_ON	TE_MODE							Read TE Mode
W	10h	No Argument								Sleep in & booster off
W	11h	No Argument								Sleep out & booster on
W	13h	No Argument								Normal display mode on
W	20h	No Argument								INVOFF
W	21h	No Argument								INVON
W	22h	No Argument								ALLPOFF
W	23h	No Argument								ALLPON
W	28h	No Argument								Display off
W	29h	No Argument								Display on
W	34h	No Argument								TE OFF
W	35h								M	TE ON
W	36h					BGR		SS	GS	MADCTR
W	38h	No Argument								Idle mode off
W	39h	No Argument								Idle mode on
W	44h						SCANLINE[10:8]			SETSCANLINE
		SCANLINE[7:0]								
R	45h						SCANLINE[10:8]			GETSCANLINE
		SCANLINE[7:0]								
W	51h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Write display brightness
R	52h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Read display brightness
W	53h			BCTL				BL		Write Control Display
R	54h			BCTL				BL		Read Control Display
W	55h							CABC[1:0]		Write Content Adaptive Brightness Control
R	56h							CABC[1:0]		Read Content Adaptive Brightness Control
W	5Eh	CMB[7:0]								Write CABC Minimum Brightness
R	5Fh	CMB[7:0]								Read CABC Minimum Brightness
R	DAh	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read ID1
R	DBh	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	Read ID2
R	DCh	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	Read ID3
W	D5h	0X61								Manufacture command enable

		0X74							
		0X97							
W	D0h	0	0	0	MAUNC	0	0	PAGE[1:0]	Page set

GC Confidential

Read Display ID (04h)

User Command Set		04h : RDNUMED (Read Display ID)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	0	0	0	1	0	0	04h								
1 st Parameter	Read	ID1[7:0]								00h								
2 st Parameter	Read	ID2[7:0]								97h								
3 st Parameter	Read	ID3[7:0]								02h								
Description	This read byte returns 24-bit display identification information. (the module's manufacture ID). And it is equal to returns value of DAh,DBh,DCh command.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>24'h009702</td></tr><tr><td>S/W Reset</td><td>24'h009702</td></tr><tr><td>H/W Reset</td><td>24'h009702</td></tr></table>										Status	Default Value	Power On Sequence	24'h009702	S/W Reset	24'h009702	H/W Reset	24'h009702
Status	Default Value																	
Power On Sequence	24'h009702																	
S/W Reset	24'h009702																	
H/W Reset	24'h009702																	

Read Display Power Mode (0Ah)

User Command Set		0Ah : RDDPM (Read Display Power Mode)																																																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																																								
Command	Write	0	0	0	0	1	0	1	0	0Ah																																								
1 st Parameter	Read	Booster	idle	0	sleep_out	normal_on	disp_on	0	0	8'h08																																								
Description	This command indicates the current status of the display as described in the table below.																																																	
	Bit	Description			Value		Status																																											
	D7	Booster Voltage Status			0		Booster Off or has a fault.																																											
					1		Booster On and working OK																																											
	D6	IDEL MODE			0		IDEL MODE ON																																											
					1		IDEL MODE OFF																																											
	D4	Sleep In/Out			0		Sleep In Mode																																											
					1		Sleep Out Mode																																											
	D3	Display Normal Mode On/Off			0		Display Normal Mode Off.																																											
					1		Display Normal Mode On																																											
	D2	Display On/Off			0		Display is Off.																																											
					1		Display is On																																											
	Restriction																																																	
	Register Availability	<table><tr><td colspan="6">Status</td><td colspan="4">Availability</td></tr><tr><td colspan="6">Normal Mode On, Sleep Out</td><td colspan="4">Yes</td></tr><tr><td colspan="6">Sleep Out</td><td colspan="4">Yes</td></tr><tr><td colspan="6">Sleep In</td><td colspan="4">Yes</td></tr></table>										Status						Availability				Normal Mode On, Sleep Out						Yes				Sleep Out						Yes				Sleep In						Yes		
Status						Availability																																												
Normal Mode On, Sleep Out						Yes																																												
Sleep Out						Yes																																												
Sleep In						Yes																																												
Default	<table><tr><td colspan="5">Status</td><td colspan="5">Default Value</td></tr><tr><td colspan="5">Power On Sequence</td><td colspan="5">According to initial code</td></tr><tr><td colspan="5">S/W Reset</td><td colspan="5">8'h08</td></tr><tr><td colspan="5">H/W Reset</td><td colspan="5">8'h08</td></tr></table>										Status					Default Value					Power On Sequence					According to initial code					S/W Reset					8'h08					H/W Reset					8'h08				
	Status					Default Value																																												
	Power On Sequence					According to initial code																																												
	S/W Reset					8'h08																																												
H/W Reset					8'h08																																													

Read Display MADCTL (0Bh)

User Command Set		0Bh : RDDPM (Read Display Power Mode)																										
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																		
Command	Write	0	0	0	0	1	0	1	1	0Bh																		
1 st Parameter	Read	0	0	0	0	GS	BGR	0	SS	8'h00																		
Description	This command indicates the current status of the display as described in the table below.																											
	<table><tr><th>Description</th><th>Value</th><th>Status</th></tr><tr><td rowspan="2">BGR</td><td>0</td><td>RGB</td></tr><tr><td>1</td><td>BGR</td></tr><tr><td rowspan="2">GS</td><td>0</td><td>Gate output Top to Bottom</td></tr><tr><td>1</td><td>Gate output Bottom to Top</td></tr><tr><td rowspan="2">SS</td><td>0</td><td>Source output Left to Right</td></tr><tr><td>1</td><td>Source output Right to Left</td></tr></table>										Description	Value	Status	BGR	0	RGB	1	BGR	GS	0	Gate output Top to Bottom	1	Gate output Bottom to Top	SS	0	Source output Left to Right	1	Source output Right to Left
	Description	Value	Status																									
	BGR	0	RGB																									
		1	BGR																									
	GS	0	Gate output Top to Bottom																									
		1	Gate output Bottom to Top																									
	SS	0	Source output Left to Right																									
		1	Source output Right to Left																									
	Restriction																											
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes										
	Status	Availability																										
	Normal Mode On, Sleep Out	Yes																										
	Sleep Out	Yes																										
Sleep In	Yes																											
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	8'h00	H/W Reset	8'h00										
	Status	Default Value																										
	Power On Sequence	According to initial code																										
	S/W Reset	8'h00																										
H/W Reset	8'h00																											

Read Display Image Mode (0Dh)

User Command Set		0Dh : RDDPM (Read Display Image Mode)																														
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																						
Command	Write	0	0	0	0	1	1	0	1	0Dh																						
1 st Parameter	Read	0	0	INVO	allpon	allpoff	0	0	0	8'h00																						
Description	This command indicates the current status of the display as described in the table below.																															
	<table><tr><th>Bit</th><th>Description</th><th>Value</th><th>Status</th></tr><tr><td rowspan="2">D5</td><td rowspan="2">Inversion On/Off</td><td>0</td><td>Inversion is Off.</td></tr><tr><td>1</td><td>Inversion is On.</td></tr><tr><td rowspan="2">D4</td><td rowspan="2">All Pixels On</td><td>0</td><td>Normal Display</td></tr><tr><td>1</td><td>White Display</td></tr><tr><td rowspan="2">D3</td><td rowspan="2">All Pixels Off</td><td>0</td><td>Normal Display</td></tr><tr><td>1</td><td>Black Display</td></tr></table>										Bit	Description	Value	Status	D5	Inversion On/Off	0	Inversion is Off.	1	Inversion is On.	D4	All Pixels On	0	Normal Display	1	White Display	D3	All Pixels Off	0	Normal Display	1	Black Display
	Bit	Description	Value	Status																												
	D5	Inversion On/Off	0	Inversion is Off.																												
			1	Inversion is On.																												
	D4	All Pixels On	0	Normal Display																												
			1	White Display																												
	D3	All Pixels Off	0	Normal Display																												
			1	Black Display																												
Restriction																																
Register Availability	<table><tr><th colspan="2">Status</th><th>Availability</th></tr><tr><td colspan="2">Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Sleep In</td><td>Yes</td></tr></table>										Status		Availability	Normal Mode On, Sleep Out		Yes	Sleep Out		Yes	Sleep In		Yes										
	Status		Availability																													
	Normal Mode On, Sleep Out		Yes																													
	Sleep Out		Yes																													
	Sleep In		Yes																													
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	8'h00	H/W Reset	8'h00														
	Status	Default Value																														
	Power On Sequence	According to initial code																														
	S/W Reset	8'h00																														
	H/W Reset	8'h00																														

Read TE Mode (0Eh)

User Command Set		0Eh : Read TE Mode																								
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																
Command	Write	0	0	0	0	1	1	1	0	0Eh																
1 st Parameter	Read	TE_ON	TE_MODE	0	0	0	0	0	0	8'h00																
Description	This command indicates the TE status of the display as described in the table below.																									
	<table><tr><th>Bit</th><th>Description</th><th>Value</th><th>Status</th></tr><tr><td rowspan="2">D7</td><td rowspan="2">TE_ON</td><td>0</td><td>TE hiz</td></tr><tr><td>1</td><td>TE output</td></tr><tr><td rowspan="2">D6</td><td rowspan="2">TE_Mode</td><td>0</td><td>Te mode on</td></tr><tr><td>1</td><td>Te mode off</td></tr></table>										Bit	Description	Value	Status	D7	TE_ON	0	TE hiz	1	TE output	D6	TE_Mode	0	Te mode on	1	Te mode off
	Bit	Description	Value	Status																						
	D7	TE_ON	0	TE hiz																						
			1	TE output																						
	D6	TE_Mode	0	Te mode on																						
1			Te mode off																							
Restriction																										
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes								
	Status	Availability																								
	Normal Mode On, Sleep Out	Yes																								
	Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	8'h00	H/W Reset	8'h00								
	Status	Default Value																								
	Power On Sequence	According to initial code																								
	S/W Reset	8'h00																								
H/W Reset	8'h00																									

Sleep In (10h)

User Command Set		10h : CLOMD(Sleep In)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	0	1	0	0	0	0	10h								
1 st Parameter	-	XX								XXh								
Description	This command causes the GC9702C to enter the minimum power consumption mode. OUT Blank STOP																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Sleep out mode</td></tr><tr><td>S/W Reset</td><td>Sleep in mode</td></tr><tr><td>H/W Reset</td><td>Sleep in mode</td></tr></table>										Status	Default Value	Power On Sequence	Sleep out mode	S/W Reset	Sleep in mode	H/W Reset	Sleep in mode
Status	Default Value																	
Power On Sequence	Sleep out mode																	
S/W Reset	Sleep in mode																	
H/W Reset	Sleep in mode																	



Sleep Out (11h)

User Command Set		11h : CLOMD(Sleep Out)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	0	1	0	0	0	1	11h								
1 st Parameter	-	XX								XXh								
Description	This command causes the GC9702C to enter the Sleep Out mode OUT STOP Blank DISPLAY ON																	
Restriction	This command has no effect when module is already in Sleep Out mode. Sleep Out mode can be left by the Sleep In command (10h) or H/W reset. It is necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. The GC9702C loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the GC9702C is already Sleep Out mode.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Sleep out mode</td></tr><tr><td>S/W Reset</td><td>Sleep in mode</td></tr><tr><td>H/W Reset</td><td>Sleep in mode</td></tr></table>										Status	Default Value	Power On Sequence	Sleep out mode	S/W Reset	Sleep in mode	H/W Reset	Sleep in mode
Status	Default Value																	
Power On Sequence	Sleep out mode																	
S/W Reset	Sleep in mode																	
H/W Reset	Sleep in mode																	



Normal Display Mode On (13h)

User Command Set		13h :CLOMD(Normal Display Mode On)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	0	1	0	0	1	1	13h								
1 st Parameter	Read	XX								XXh								
Description	This command returns the display to Normal Display																	
Restriction	This command has no effect when Normal Display Mode is active.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>Normal display mode on</td></tr><tr><td>H/W Reset</td><td>Normal display mode on</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	Normal display mode on	H/W Reset	Normal display mode on
Status	Default Value																	
Power On Sequence	According to initial code																	
S/W Reset	Normal display mode on																	
H/W Reset	Normal display mode on																	




Display Inversion OFF (20h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	0	0	0	0	20h								
1 st Parameter	-	XX								XXh								
Description	This command is used to recover from display inversion mode. This command makes no change of the content of frame memory. This command doesn't change any other status.																	
	memory  Display Panel 																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>Display inversion off</td></tr><tr><td>H/W Reset</td><td>Display inversion off</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	Display inversion off	H/W Reset	Display inversion off
Status	Default Value																	
Power On Sequence	According to initial code																	
S/W Reset	Display inversion off																	
H/W Reset	Display inversion off																	



Display Inversion ON (21h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	0	0	0	1	21h								
1 st Parameter	-	XX								XXh								
Description	This command is used to enter into display inversion mode. This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display. This command doesn't change any other status. To exit Display inversion mode, the Display inversion OFF command (20h) should be written..																	
	memory  → Display Panel 																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>According to initial code</td></tr><tr><td>S/W Reset</td><td>Display inversion off</td></tr><tr><td>H/W Reset</td><td>Display inversion off</td></tr></table>										Status	Default Value	Power On Sequence	According to initial code	S/W Reset	Display inversion off	H/W Reset	Display inversion off
Status	Default Value																	
Power On Sequence	According to initial code																	
S/W Reset	Display inversion off																	
H/W Reset	Display inversion off																	


All Pixel Off (22h)

User Command Set		22h : CLOMD(all pixel Off)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	0	0	1	0	22h								
1 st Parameter	-	XX								XXh								
Description	This command turns the display panel black in 'Sleep Out' mode and a status of the 'Display On/Off' register can be 'on' or 'off'. This command does not change any other status 'All Pixels On', 'Normal Display Mode On' commands are used to leave this mode. Before   After 																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display inversion off</td></tr><tr><td>S/W Reset</td><td>Display inversion off</td></tr><tr><td>H/W Reset</td><td>Display inversion off</td></tr></table>										Status	Default Value	Power On Sequence	Display inversion off	S/W Reset	Display inversion off	H/W Reset	Display inversion off
Status	Default Value																	
Power On Sequence	Display inversion off																	
S/W Reset	Display inversion off																	
H/W Reset	Display inversion off																	


All Pixel On (23h)

User Command Set		23h : CLOMD(all pixel On)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	0	0	1	1	23h								
1 st Parameter	Read	XX								XXh								
Description	This command turns the display panel white in 'Sleep Out ' mode and a status of the 'Display On/Off' register can be 'on' or 'off'. This command does not change any other status. 'All Pixels Off', 'Normal Display Mode On'– commands are used to leave this mode.																	
	Before  → After 																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display inversion off</td></tr><tr><td>S/W Reset</td><td>Display inversion off</td></tr><tr><td>H/W Reset</td><td>Display inversion off</td></tr></table>										Status	Default Value	Power On Sequence	Display inversion off	S/W Reset	Display inversion off	H/W Reset	Display inversion off
Status	Default Value																	
Power On Sequence	Display inversion off																	
S/W Reset	Display inversion off																	
H/W Reset	Display inversion off																	

Display Off (28h)

User Command Set		28h : CLOMD(Display Off)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	1	0	0	0	28h								
1 st Parameter	-	XX								XXh								
Description	This command is used to enter into Display Off mode. In this mode, the output data is disabled and blank page inserted. This command makes no change any other status. There will be no abnormal visible effect on the display.																	
																		
Restriction	This command has no effect when module is already in Display Off mode.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>display on mode</td></tr><tr><td>S/W Reset</td><td>display off mode</td></tr><tr><td>H/W Reset</td><td>display off mode</td></tr></table>										Status	Default Value	Power On Sequence	display on mode	S/W Reset	display off mode	H/W Reset	display off mode
Status	Default Value																	
Power On Sequence	display on mode																	
S/W Reset	display off mode																	
H/W Reset	display off mode																	


Display ON (29h)

User Command Set		29h : CLOMD(Display On)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	0	1	0	0	1	29h								
1 st Parameter	-	XX								XXh								
Description	This command is used to recover from Display Off mode. Output data is enabled. This command does not change any other status. 																	
Restriction	This command has no effect when IC is already in Display on mode.																	
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>display on mode</td></tr><tr><td>S/W Reset</td><td>display off mode</td></tr><tr><td>H/W Reset</td><td>display off mode</td></tr></tbody></table>										Status	Default Value	Power On Sequence	display on mode	S/W Reset	display off mode	H/W Reset	display off mode
Status	Default Value																	
Power On Sequence	display on mode																	
S/W Reset	display off mode																	
H/W Reset	display off mode																	

TE Off (34h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	1	0	1	0	0	34h								
1 st Parameter	-	XX								XXh								
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line.																	
Restriction	This command has no effect when Tearing Effect output is already OFF.																	
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>Sleep Out</td><td>OFF</td></tr><tr><td>Sleep In</td><td>OFF</td></tr></tbody></table>										Status	Availability	Power On Sequence	OFF	Sleep Out	OFF	Sleep In	OFF
Status	Availability																	
Power On Sequence	OFF																	
Sleep Out	OFF																	
Sleep In	OFF																	
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></tbody></table>										Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF
Status	Default Value																	
Power On Sequence	OFF																	
S/W Reset	OFF																	
H/W Reset	OFF																	

TE On(35h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	1	0	1	0	1	35h								
1 st Parameter	-								M	XXh								
Description	This command is used to turn ON the Tearing Effect output signal from the TE signal line. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale  When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: Vertical Time Scale  Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.																	
	Restriction	This command has no effect when Tearing Effect output is already OFF.																
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>Sleep Out</td><td>OFF</td></tr><tr><td>Sleep In</td><td>OFF</td></tr></tbody></table>										Status	Availability	Power On Sequence	OFF	Sleep Out	OFF	Sleep In	OFF
Status	Availability																	
Power On Sequence	OFF																	
Sleep Out	OFF																	
Sleep In	OFF																	
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></tbody></table>										Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF
Status	Default Value																	
Power On Sequence	OFF																	
S/W Reset	OFF																	
H/W Reset	OFF																	



MADCTR (36h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	1	0	1	1	0	36h								
1 st Parameter	Write					BGR		SS	GS	00								
Description	This command defines read/write scanning direction of frame memory.																	
	GS	Vertical Refresh Order			LCD vertical refresh direction control.													
	BGR	RGB-BGR Order			Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)													
	SS	Horizontal Refresh Order			LCD horizontal refreshing direction control.													
Restriction	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 16.7M colors. X = Don't care.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	


Idle Mode Off (38h)

User Command Set		38h : CLOMD(Idle Mode Off)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	1	1	0	0	0	38h								
1 st Parameter	-	xx								xxh								
Description	This command returns the display to Normal Display																	
Restriction	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 16.7M colors. X = Don't care.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Idle mode OFF</td></tr><tr><td>S/W Reset</td><td>Idle mode OFF</td></tr><tr><td>H/W Reset</td><td>Idle mode OFF</td></tr></table>										Status	Default Value	Power On Sequence	Idle mode OFF	S/W Reset	Idle mode OFF	H/W Reset	Idle mode OFF
Status	Default Value																	
Power On Sequence	Idle mode OFF																	
S/W Reset	Idle mode OFF																	
H/W Reset	Idle mode OFF																	

Idle Mode On (39h)

User Command Set		39h : CLOMD(Idle Mode On)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	0	1	1	1	0	0	1	39h								
1 st Parameter	Write	xx								xxh								
Description	This command is used to enter into Idle mode on. In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.																	
	Memory  Panel Display 																	
Restriction	This command has no effect when module is already in idle off mode.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Idle mode OFF</td></tr><tr><td>S/W Reset</td><td>Idle mode OFF</td></tr><tr><td>H/W Reset</td><td>Idle mode OFF</td></tr></table>										Status	Default Value	Power On Sequence	Idle mode OFF	S/W Reset	Idle mode OFF	H/W Reset	Idle mode OFF
Status	Default Value																	
Power On Sequence	Idle mode OFF																	
S/W Reset	Idle mode OFF																	
H/W Reset	Idle mode OFF																	

Scan Line (44h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	0	1	0	0	0	1	0	0	44h								
1 st Parameter	Write						SCANLINE[10:8]			00h								
2 st Parameter	Write	SCANLINE[7:0]								00h								
Description	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line equal the value of STS[10:0]																	
	Vertical Time Scale  Note:that set_tear_scanline with STS is equivalent to set_tear_on with SCANLINE[10:0] eg:when the STS[8:0]=1,the TE will output at the position of Gate1. when the STS[8:0]=2,the TE will output at the position of Gate2. when the STS[8:0]=3,the TE will output at the position of Gate3.																	
Restriction	This command has no effect when module is already in idle off mode.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>11'h000</td></tr><tr><td>Sleep Out</td><td>11'h000</td></tr><tr><td>Sleep In</td><td>11'h000</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	11'h000	Sleep Out	11'h000	Sleep In	11'h000
Status	Availability																	
Normal Mode On, Sleep Out	11'h000																	
Sleep Out	11'h000																	
Sleep In	11'h000																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>11'h000</td></tr><tr><td>S/W Reset</td><td>11'h000</td></tr><tr><td>H/W Reset</td><td>11'h000</td></tr></table>										Status	Default Value	Power On Sequence	11'h000	S/W Reset	11'h000	H/W Reset	11'h000
Status	Default Value																	
Power On Sequence	11'h000																	
S/W Reset	11'h000																	
H/W Reset	11'h000																	

Write Display Brightness Value (51h)

	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
Command	Write	0	1	0	1	0	0	0	1	51h								
1 st Parameter	Write	0	DBV[7:0]							00h								
Description	The command is used to adjust the brightness value of the display. DBV[7:0]: 8 bit, for display brightness of manual brightness setting. There is a PWM output signal, LEDPWM pin, to control the LED driver IC in order to control display brightness.																	
Restriction																		
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></tbody></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	

Read Display Brightness Value (52h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
Command	Write	0	0	1	0	1	0	1	0	52h								
1 st Parameter	Read	0	DBV[7:0]							00h								
Description	The command is used to read the brightness value of the display. DBV[7:0]: 8 bit, for display brightness of manual brightness setting in the GC9702C.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	

Write CTL Display(53h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default																		
Command	Write	0	1	0	1	0	0	1	1	53h																		
1 st Parameter	Write	0	0	BCTRL	0	DD	BL	0	0	00h																		
Description	This command is used to control ambient light, brightness and gamma setting. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit). <table><tr><th>BCTRL</th><th>DESCRIPTION</th><th>LEDPWM Pin</th></tr><tr><td>0</td><td>Off, DBV[7:0] are 00h.</td><td>LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)</td></tr><tr><td>1</td><td>On, DBV[7:0] are active</td><td>LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)</td></tr></table> BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if dimming on (DD="1") is selected. <table><tr><th>BL</th><th>DESCRIPTION</th><th>LEDON Pin</th></tr><tr><td>0</td><td>Off</td><td>LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)</td></tr><tr><td>1</td><td>on</td><td>LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)</td></tr></table> The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL: 0_1 or 1_0. <i>Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.</i>										BCTRL	DESCRIPTION	LEDPWM Pin	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)	BL	DESCRIPTION	LEDON Pin	0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)	1	on	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)
	BCTRL	DESCRIPTION	LEDPWM Pin																									
	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)																									
	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)																									
	BL	DESCRIPTION	LEDON Pin																									
0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)																										
1	on	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)																										
Restriction																												
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes										
Status	Availability																											
Normal Mode On, Sleep Out	Yes																											
Sleep Out	Yes																											
Sleep In	Yes																											
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00										
Status	Default Value																											
Power On Sequence	8'h00																											
S/W Reset	8'h00																											
H/W Reset	8'h00																											

Read CTL Display(54h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default									
Command	Write	0	1	0	1	0	1	0	0	54h									
1 st Parameter	Read	0	0	BCTRL	0	DD	BL	0	0	00									
Description	This command returns ambient light, brightness control and gamma setting value. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit).																		
	<table><tr><th>BCTRL</th><th>DESCRIPTION</th><th>LEDPWM Pin</th></tr><tr><td>0</td><td>Off, DBV[7:0] are 00h.</td><td>LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)</td></tr><tr><td>1</td><td>On, DBV[7:0] are active</td><td>LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)</td></tr></table>										BCTRL	DESCRIPTION	LEDPWM Pin	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)
	BCTRL	DESCRIPTION	LEDPWM Pin																
	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)																
	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)																
BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if dimming on (DD="1") is selected.																			
<table><tr><th>BL</th><th>DESCRIPTION</th><th>LEDON Pin</th></tr><tr><td>0</td><td>Off</td><td>LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)</td></tr><tr><td>1</td><td>on</td><td>LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)</td></tr></table>										BL	DESCRIPTION	LEDON Pin	0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)	1	on	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)	
BL	DESCRIPTION	LEDON Pin																	
0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)																	
1	on	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)																	
The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL: 0_1 or 1_0. <i>Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.</i>																			
Restriction																			
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes	
Status	Availability																		
Normal Mode On, Sleep Out	Yes																		
Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00	
Status	Default Value																		
Power On Sequence	8'h00																		
S/W Reset	8'h00																		
H/W Reset	8'h00																		

Write Content Adaptive Brightness Control Value (55h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default															
Command	Write	0	1	0	1	0	1	0	1	55h															
1 st Parameter	Write	0	0	0	0	0	0	CABC[1:0]		00h															
Description	CABC[1:0]: Set parameters for image content based on the adaptive brightness control function. There are 4 different modes for the content adaptive image function. These modes are defined in the table below.																								
	<table><tr><th colspan="2">CABC [1:0]</th><th>Description</th></tr><tr><td>0</td><td>0</td><td>Off</td></tr><tr><td>0</td><td>1</td><td>UI mode</td></tr><tr><td>1</td><td>0</td><td>Still mode</td></tr><tr><td>1</td><td>1</td><td>Moving mode</td></tr></table>										CABC [1:0]		Description	0	0	Off	0	1	UI mode	1	0	Still mode	1	1	Moving mode
	CABC [1:0]		Description																						
	0	0	Off																						
	0	1	UI mode																						
	1	0	Still mode																						
1	1	Moving mode																							
Restriction																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes							
	Status	Availability																							
Normal Mode On, Sleep Out	Yes																								
Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00							
Status	Default Value																								
Power On Sequence	8'h00																								
S/W Reset	8'h00																								
H/W Reset	8'h00																								

Read Content Adaptive Brightness Control Value (56h)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default															
Command	Write	0	1	0	1	0	1	1	0	56h															
1 st Parameter	Read	0	0	0	0	0	0	CABC[1:0]		00h															
Description	CABC[1:0]: Read the settings for image content based on the adaptive brightness control function. <table><thead><tr><th colspan="2">CABC [1:0]</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Off</td></tr><tr><td>0</td><td>1</td><td>UI mode</td></tr><tr><td>1</td><td>0</td><td>Still mode</td></tr><tr><td>1</td><td>1</td><td>Moving mode</td></tr></tbody></table>										CABC [1:0]		Description	0	0	Off	0	1	UI mode	1	0	Still mode	1	1	Moving mode
CABC [1:0]		Description																							
0	0	Off																							
0	1	UI mode																							
1	0	Still mode																							
1	1	Moving mode																							
Restriction																									
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes							
Status	Availability																								
Normal Mode On, Sleep Out	Yes																								
Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></tbody></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00							
Status	Default Value																								
Power On Sequence	8'h00																								
S/W Reset	8'h00																								
H/W Reset	8'h00																								

Write CABC Minimum Brightness (5Eh)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
Command	Write	0	1	0	1	1	1	1	0	5Eh								
1 st Parameter	Write	CMB[7:0]								00h								
Description	This command is used to set the minimum brightness value of the display for the CABC function. CMB[7:0]: CABC minimum brightness control. This parameter is used to set a limit to the amount of brightness reduction allowed. When the CABC is active, it cannot reduce the display brightness to less than the CABC minimum brightness setting. Color enhancement function works normally, even if the brightness cannot be changed. This function does not affect the manual brightness setting. Manual brightness setting does not have a limit on allowable brightness reduction; display brightness can be set less than the CABC minimum brightness. Smooth transition and dimming function work normally. When the display brightness is turned off (BCTRL = 0 of Write CTRL Display (53h)), the CABC minimum brightness setting is ignored. The principle relationship is such that 00h value means the lowest brightness for the CABC, and FFh value means the highest brightness for the CABC.																	
Restriction																		
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></tbody></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	

Read CABC Minimum Brightness (5Fh)

	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
Command	Write	0	1	0	1	1	1	1	1	5Fh								
1 st Parameter	Read	CMB[7:0]								00h								
Description	This command reads the minimum brightness value of the CABC function. The principle relationship is such that 00h value means the lowest brightness, and FFh value means the highest brightness. CMB[7:0] is the CABC minimum brightness specified by the Write CABC minimum brightness (5Eh) command.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	

Read ID1 (DAh)

User Command Set		DAh : RDDPM (Read ID1)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	1	0	1	1	0	1	0	DAh								
1 st Parameter	Read	ID1[7:0]								8h'00								
Description	This read byte returns 8-bit display identification information. (the module's manufacture ID). And it is equal to returns 1st parameter of 04h command. The ID1 is programmed by OTP function.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0h'00</td></tr><tr><td>S/W Reset</td><td>0h'00</td></tr><tr><td>H/W Reset</td><td>0h'00</td></tr></table>										Status	Default Value	Power On Sequence	0h'00	S/W Reset	0h'00	H/W Reset	0h'00
Status	Default Value																	
Power On Sequence	0h'00																	
S/W Reset	0h'00																	
H/W Reset	0h'00																	

Read ID2 (DBh)

User Command Set		DBh : RDDPM (Read ID2)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	1	0	1	1	0	1	1	DBh								
1 st Parameter	Read	ID2[7:0]								8'h97								
Description	This read byte returns 8-bit display identification information. (the module's manufacture ID). And it is equal to returns 2th parameter of 04h command. The ID2 is programmed by OTP function.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0'h97</td></tr><tr><td>S/W Reset</td><td>0'h97</td></tr><tr><td>H/W Reset</td><td>0'h97</td></tr></table>										Status	Default Value	Power On Sequence	0'h97	S/W Reset	0'h97	H/W Reset	0'h97
Status	Default Value																	
Power On Sequence	0'h97																	
S/W Reset	0'h97																	
H/W Reset	0'h97																	

Read ID3 (DCh)

User Command Set		DCh : RDDPM (Read ID3)																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	1	0	1	1	1	0	0	DCh								
1 st Parameter	Read	ID3[7:0]								8'h02								
Description	This read byte returns 8-bit display identification information. (the module's manufacture ID). And it is equal to returns 3th parameter of 04h command. The ID3 is programmed by OTP function.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h02</td></tr><tr><td>S/W Reset</td><td>8'h02</td></tr><tr><td>H/W Reset</td><td>8'h02</td></tr></table>										Status	Default Value	Power On Sequence	8'h02	S/W Reset	8'h02	H/W Reset	8'h02
Status	Default Value																	
Power On Sequence	8'h02																	
S/W Reset	8'h02																	
H/W Reset	8'h02																	

EXTC Command Set enable register (D5h)

User Command Set		D5h : EXTC Command Set enable register																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	1	0	1	0	1	0	1	D5h								
1 st Parameter	Write	0	1	1	0	0	0	0	1	61h								
2 st Parameter	Write	0	1	1	1	0	1	0	0	74h								
3 st Parameter	Write	1	0	0	1	0	1	1	1	97h								
Description	'D5h" is used to enable page select of page register. Three parameters must be writtern continusly.																	
Restriction																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>24h' 000000</td></tr><tr><td>S/W Reset</td><td>24h' 000000</td></tr><tr><td>H/W Reset</td><td>24h' 000000</td></tr></table>										Status	Default Value	Power On Sequence	24h' 000000	S/W Reset	24h' 000000	H/W Reset	24h' 000000
Status	Default Value																	
Power On Sequence	24h' 000000																	
S/W Reset	24h' 000000																	
H/W Reset	24h' 000000																	

Page Sel (D0h)

User Command Set		D0h : Page Select																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	1	0	1	0	0	0	0	D0h								
1 st Parameter	Write	0	0	0	MAUC	0	0	PAGE[1:0]		00h								
Description																		
	Bit	Description				Value												
	MAUC	Manufacture Command Set enable/disable				"0": Manufacture Command Set disable "1": Manufacture Command Set enable												
	PAGE[1:0]	Manufacture Command Set selection				00:page0 01:page1 10:page2 11:reserved												
Restriction																		
Register Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>Power On Sequence</td><td>8h' 00</td></tr><tr><td>S/W Reset</td><td>8h' 00</td></tr><tr><td>H/W Reset</td><td>8h' 00</td></tr></table>										Status	Default Value	Power On Sequence	8h' 00	S/W Reset	8h' 00	H/W Reset	8h' 00
Status	Default Value																	
Power On Sequence	8h' 00																	
S/W Reset	8h' 00																	
H/W Reset	8h' 00																	

6.2 Page 0 Command Set

Table 6.1.2 Page 0 Command Set

R/W	Addr ess	Parameter								Function
	MIPI	D7	D6	D5	D4	D3	D2	D1	D0	
W	60h						F2_EN	F1_EN		VGL_CTL_EN
W	66h	Dinv_e n								DISPLAY_CTL_EN
W	67h						Lanesel en			LANSEL_EN
W	68h		A6_EN		A4_EN					VGH_CTL_EN
W	6Ah					Vcom_f ix_en				VCOM_CTL_EN
W	6Bh	9F_EN	9E_EN	9D_EN						VREG_CTL
W	93h	D2D_VCOM_RES_FIX<7:0>								VCOM_CTL
W	B7h	0	0	0	0	dinv[3:0]				DISPLAY_CTL
W	BAh								D2D_L ANSEL	INTER_LANSEL

VCOM_CTL(93h)

Page0 Command Set																		
	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default(Hex)								
Command	Write	1	0	0	1	0	0	1	1	93h								
1 st Parameter	Write	D2D_VCOM_RES_FIX<7:0>								8'h7f								
Description	D2D_VCOM_RES_FIX<7:0> is the adjustment register of VCOM in normal-temperature environment.																	
	D2D_VCOM_RES_FIX<7:0>HEX				VCOM(V)													
	0				0													
	...				STEP -0.025													
	C				-0.3													
	D				-0.315													
	...				STEP -0.015													
	16				-0.45													
	17				-0.46													
	..				STEP -0.01													
	7F				-1.5													
	...				STEP -0.01													
	9D				-1.8													
	9E				-1.815													
	...				STEP -0.015													
	D0				-2.565													
	D1				-2.58													
	...				STEP -0.02													
FF				-3.5														
Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. Andenable register (6Ah)" b3" must set 1																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h7f</td></tr><tr><td>S/W Reset</td><td>8'h7f</td></tr><tr><td>H/W Reset</td><td>8'h7f</td></tr></table>										Status	Default Value	Power On Sequence	8'h7f	S/W Reset	8'h7f	H/W Reset	8'h7f
Status	Default Value																	
Power On Sequence	8'h7f																	
S/W Reset	8'h7f																	
H/W Reset	8'h7f																	

DISPLAY_CTL(B7h)

Page0 Command Set																																		
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																								
Command	Write	1	0	1	1	0	1	1	1	B7h																								
1 st Parameter	Write	0	0	0	0	DINV[3:0]				04																								
Description	<table><tr><th>DINV[3:0]</th><th>Inersion Mode for Source Driver</th></tr><tr><td>0h</td><td>1-Dot inversion</td></tr><tr><td>1h</td><td>2-Dot inversion</td></tr><tr><td>2h</td><td>3-Dot inversion</td></tr><tr><td>3h</td><td>4-Dot inversion</td></tr><tr><td>4h/5h</td><td>Column inversion</td></tr><tr><td>6h/7h</td><td>Test mode</td></tr><tr><td>8h</td><td>z-inv type1 (odd line shift left)</td></tr><tr><td>9h</td><td>z-inv type2 (even line shift left)</td></tr><tr><td>ah</td><td>z-inv type3 (odd line shift right)</td></tr><tr><td>bh</td><td>z-inv type4 (even line shift right)</td></tr><tr><td>others</td><td>reserved</td></tr></table>										DINV[3:0]	Inersion Mode for Source Driver	0h	1-Dot inversion	1h	2-Dot inversion	2h	3-Dot inversion	3h	4-Dot inversion	4h/5h	Column inversion	6h/7h	Test mode	8h	z-inv type1 (odd line shift left)	9h	z-inv type2 (even line shift left)	ah	z-inv type3 (odd line shift right)	bh	z-inv type4 (even line shift right)	others	reserved
											DINV[3:0]	Inersion Mode for Source Driver																						
											0h	1-Dot inversion																						
											1h	2-Dot inversion																						
											2h	3-Dot inversion																						
											3h	4-Dot inversion																						
											4h/5h	Column inversion																						
											6h/7h	Test mode																						
											8h	z-inv type1 (odd line shift left)																						
											9h	z-inv type2 (even line shift left)																						
											ah	z-inv type3 (odd line shift right)																						
											bh	z-inv type4 (even line shift right)																						
											others	reserved																						
											Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. Ardenable register (66h)" b7" must set 1																						
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes																
Status	Availability																																	
Normal Mode On, Sleep Out	Yes																																	
Sleep Out	Yes																																	
Sleep In	Yes																																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h04</td></tr><tr><td>S/W Reset</td><td>8'h04</td></tr><tr><td>H/W Reset</td><td>8'h04</td></tr></table>										Status	Default Value	Power On Sequence	8'h04	S/W Reset	8'h04	H/W Reset	8'h04																
Status	Default Value																																	
Power On Sequence	8'h04																																	
S/W Reset	8'h04																																	
H/W Reset	8'h04																																	

INTER_LANESEL(BAh)

Page0 Command Set																																																																																																																																																																																																																																																																																								
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																																																																																																																																																																																																																																																																														
Command	Write	D7	D6	D5	D4	D3	D2	D1	D0	BAh																																																																																																																																																																																																																																																																														
1 st Parameter	Write	0	0	0	0	0	0	0	D2D_LANESEL	00																																																																																																																																																																																																																																																																														
Description	<table><tr><th colspan="4">External Pad Set</th><th>register</th><th colspan="5">Configuration of MIPI</th></tr><tr><th>LANSEL</th><th>IM2</th><th>IM1</th><th>IM0</th><th>D2D_LANESEL</th><th>CLKP/N</th><th>D0P/N</th><th>D1P/N</th><th>D2P/N</th><th>D3P/N</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CLKP/N</td><td>D3P/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CLKN/P</td><td>D3N/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td><td>D3P/N</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td><td>D3N/P</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CLKP/N</td><td>D3P/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CLKN/P</td><td>D3N/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CLKP/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td><td>D3P/N</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CLKN/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td><td>D3N/P</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td><td></td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td><td></td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D0P/N</td><td>D1P/N</td><td>D2P/N</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D0N/P</td><td>D1N/P</td><td>D2N/P</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D2P/N</td><td>D1P/N</td><td>D0P/N</td><td></td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D2N/P</td><td>D1N/P</td><td>D0N/P</td><td></td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td></td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td></td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td>D0P/N</td><td>D1P/N</td><td></td><td></td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td>D0N/P</td><td>D1N/P</td><td></td><td></td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D0P/N</td><td>D1P/N</td><td></td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D0N/P</td><td>D1N/P</td><td></td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CLKP/N</td><td></td><td>D1P/N</td><td>D0P/N</td><td></td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CLKN/P</td><td></td><td>D1N/P</td><td>D0N/P</td><td></td></tr><tr><td colspan="5">Others</td><td colspan="5">Reserved</td></tr></table>										External Pad Set				register	Configuration of MIPI					LANSEL	IM2	IM1	IM0	D2D_LANESEL	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N	0	0	0	0	1	CLKP/N	D3P/N	D2P/N	D1P/N	D0P/N	0	0	0	1	1	CLKN/P	D3N/P	D2N/P	D1N/P	D0N/P	0	0	1	0	1	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N	0	0	1	1	1	CLKN/P	D0N/P	D1N/P	D2N/P	D3N/P	0	1	0	0	1	CLKP/N	D3P/N	D0P/N	D1P/N	D2P/N	0	1	0	1	1	CLKN/P	D3N/P	D0N/P	D1N/P	D2N/P	0	1	1	0	1	CLKP/N	D2P/N	D1P/N	D0P/N	D3P/N	0	1	1	1	1	CLKN/P	D2N/P	D1N/P	D0N/P	D3N/P	0	0	0	0	0	CLKP/N		D2P/N	D1P/N	D0P/N	0	0	0	1	0	CLKN/P		D2N/P	D1N/P	D0N/P	0	0	1	0	0	CLKP/N	D0P/N	D1P/N	D2P/N		0	0	1	1	0	CLKN/P	D0N/P	D1N/P	D2N/P		0	1	0	0	0	CLKP/N		D0P/N	D1P/N	D2P/N	0	1	0	1	0	CLKN/P		D0N/P	D1N/P	D2N/P	0	1	1	0	0	CLKP/N	D2P/N	D1P/N	D0P/N		0	1	1	1	0	CLKN/P	D2N/P	D1N/P	D0N/P		1	0	0	0	0	CLKP/N			D1P/N	D0P/N	1	0	0	1	0	CLKN/P			D1N/P	D0N/P	1	0	1	0	0	CLKP/N	D0P/N	D1P/N			1	0	1	1	0	CLKN/P	D0N/P	D1N/P			1	1	0	0	0	CLKP/N		D0P/N	D1P/N		1	1	0	1	0	CLKN/P		D0N/P	D1N/P		1	1	1	0	0	CLKP/N		D1P/N	D0P/N		1	1	1	1	0	CLKN/P		D1N/P	D0N/P		Others					Reserved				
	External Pad Set				register	Configuration of MIPI																																																																																																																																																																																																																																																																																		
	LANSEL	IM2	IM1	IM0	D2D_LANESEL	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N																																																																																																																																																																																																																																																																														
	0	0	0	0	1	CLKP/N	D3P/N	D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																														
	0	0	0	1	1	CLKN/P	D3N/P	D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																														
	0	0	1	0	1	CLKP/N	D0P/N	D1P/N	D2P/N	D3P/N																																																																																																																																																																																																																																																																														
	0	0	1	1	1	CLKN/P	D0N/P	D1N/P	D2N/P	D3N/P																																																																																																																																																																																																																																																																														
	0	1	0	0	1	CLKP/N	D3P/N	D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																														
	0	1	0	1	1	CLKN/P	D3N/P	D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																														
	0	1	1	0	1	CLKP/N	D2P/N	D1P/N	D0P/N	D3P/N																																																																																																																																																																																																																																																																														
	0	1	1	1	1	CLKN/P	D2N/P	D1N/P	D0N/P	D3N/P																																																																																																																																																																																																																																																																														
	0	0	0	0	0	CLKP/N		D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																														
	0	0	0	1	0	CLKN/P		D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																														
	0	0	1	0	0	CLKP/N	D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																															
	0	0	1	1	0	CLKN/P	D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																															
	0	1	0	0	0	CLKP/N		D0P/N	D1P/N	D2P/N																																																																																																																																																																																																																																																																														
	0	1	0	1	0	CLKN/P		D0N/P	D1N/P	D2N/P																																																																																																																																																																																																																																																																														
	0	1	1	0	0	CLKP/N	D2P/N	D1P/N	D0P/N																																																																																																																																																																																																																																																																															
	0	1	1	1	0	CLKN/P	D2N/P	D1N/P	D0N/P																																																																																																																																																																																																																																																																															
	1	0	0	0	0	CLKP/N			D1P/N	D0P/N																																																																																																																																																																																																																																																																														
	1	0	0	1	0	CLKN/P			D1N/P	D0N/P																																																																																																																																																																																																																																																																														
	1	0	1	0	0	CLKP/N	D0P/N	D1P/N																																																																																																																																																																																																																																																																																
	1	0	1	1	0	CLKN/P	D0N/P	D1N/P																																																																																																																																																																																																																																																																																
	1	1	0	0	0	CLKP/N		D0P/N	D1P/N																																																																																																																																																																																																																																																																															
	1	1	0	1	0	CLKN/P		D0N/P	D1N/P																																																																																																																																																																																																																																																																															
	1	1	1	0	0	CLKP/N		D1P/N	D0P/N																																																																																																																																																																																																																																																																															
	1	1	1	1	0	CLKN/P		D1N/P	D0N/P																																																																																																																																																																																																																																																																															
	Others					Reserved																																																																																																																																																																																																																																																																																		
	Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. Ardenable register (66h)" b7" must set 1																																																																																																																																																																																																																																																																																						
	Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes																																																																																																																																																																																																																																																																					
	Status	Availability																																																																																																																																																																																																																																																																																						
	Normal Mode On, Sleep Out	Yes																																																																																																																																																																																																																																																																																						
	Sleep Out	Yes																																																																																																																																																																																																																																																																																						
Sleep In	Yes																																																																																																																																																																																																																																																																																							
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00</td></tr><tr><td>S/W Reset</td><td>00</td></tr><tr><td>H/W Reset</td><td>00</td></tr></table>										Status	Default Value	Power On Sequence	00	S/W Reset	00	H/W Reset	00																																																																																																																																																																																																																																																																						
Status	Default Value																																																																																																																																																																																																																																																																																							
Power On Sequence	00																																																																																																																																																																																																																																																																																							
S/W Reset	00																																																																																																																																																																																																																																																																																							
H/W Reset	00																																																																																																																																																																																																																																																																																							

VGH_CTL(A4h&A6h)

Page0 Command Set																																																																																																																
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																																																																																																						
Command	Write	1	0	1	0	0	1	0	0	A4h																																																																																																						
1 st Parameter	Write	VGHS_temp_low[3:0]				VGHS[3:0]				F6																																																																																																						
Command	Write	1	0	1	0	0	1	1	0	A6h																																																																																																						
1 st Parameter	Write	VGH_BOOST_T_H	0	1	1	1	1	0	0	BC																																																																																																						
Description	<table><tr><td>VGH_BOOST_H</td><td>VGHS[3:0]</td><td>VGH/V</td><td>VGH_BOOST_H</td><td>VGHS[3:0]</td><td>VGH/V</td></tr><tr><td>0</td><td>0</td><td>7.01A</td><td>0</td><td>0</td><td>12</td></tr><tr><td>0</td><td>1</td><td>7.2</td><td>1</td><td>1</td><td>12.56</td></tr><tr><td>0</td><td>2</td><td>7.4</td><td>1</td><td>2</td><td>12.86</td></tr><tr><td>0</td><td>3</td><td>7.61</td><td>1</td><td>3</td><td>13.5</td></tr><tr><td>0</td><td>4</td><td>7.83</td><td>1</td><td>4</td><td>13.85</td></tr><tr><td>0</td><td>5</td><td>7.94</td><td>1</td><td>5</td><td>14.59</td></tr><tr><td>0</td><td>6</td><td>8.18</td><td>1</td><td>6</td><td>15</td></tr><tr><td>0</td><td>7</td><td>8.44</td><td>1</td><td>7</td><td>15.43</td></tr><tr><td>0</td><td>8</td><td>8.57</td><td>1</td><td>8</td><td>15.88</td></tr><tr><td>0</td><td>9</td><td>8.85</td><td>1</td><td>9</td><td>16.36</td></tr><tr><td>0</td><td>A</td><td>9</td><td>1</td><td>A</td><td>16.88</td></tr><tr><td>0</td><td>B</td><td>9.47</td><td>1</td><td>B</td><td>17.42</td></tr><tr><td>0</td><td>C</td><td>10</td><td>1</td><td>C</td><td>18</td></tr><tr><td>0</td><td>D</td><td>10.59</td><td>1</td><td>D</td><td>18.62</td></tr><tr><td>0</td><td>E</td><td>11.02</td><td>1</td><td>E</td><td>19.29</td></tr><tr><td>0</td><td>F</td><td>11.49</td><td>1</td><td>F</td><td>20</td></tr></table>										VGH_BOOST_H	VGHS[3:0]	VGH/V	VGH_BOOST_H	VGHS[3:0]	VGH/V	0	0	7.01A	0	0	12	0	1	7.2	1	1	12.56	0	2	7.4	1	2	12.86	0	3	7.61	1	3	13.5	0	4	7.83	1	4	13.85	0	5	7.94	1	5	14.59	0	6	8.18	1	6	15	0	7	8.44	1	7	15.43	0	8	8.57	1	8	15.88	0	9	8.85	1	9	16.36	0	A	9	1	A	16.88	0	B	9.47	1	B	17.42	0	C	10	1	C	18	0	D	10.59	1	D	18.62	0	E	11.02	1	E	19.29	0	F	11.49	1	F	20
	VGH_BOOST_H	VGHS[3:0]	VGH/V	VGH_BOOST_H	VGHS[3:0]	VGH/V																																																																																																										
	0	0	7.01A	0	0	12																																																																																																										
	0	1	7.2	1	1	12.56																																																																																																										
	0	2	7.4	1	2	12.86																																																																																																										
	0	3	7.61	1	3	13.5																																																																																																										
	0	4	7.83	1	4	13.85																																																																																																										
	0	5	7.94	1	5	14.59																																																																																																										
	0	6	8.18	1	6	15																																																																																																										
	0	7	8.44	1	7	15.43																																																																																																										
	0	8	8.57	1	8	15.88																																																																																																										
	0	9	8.85	1	9	16.36																																																																																																										
	0	A	9	1	A	16.88																																																																																																										
	0	B	9.47	1	B	17.42																																																																																																										
	0	C	10	1	C	18																																																																																																										
	0	D	10.59	1	D	18.62																																																																																																										
	0	E	11.02	1	E	19.29																																																																																																										
	0	F	11.49	1	F	20																																																																																																										
	Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. And enable register (68h)" b6" and " b4" must set 1																																																																																																														
	Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes																																																																																													
Status	Availability																																																																																																															
Normal Mode On, Sleep Out	Yes																																																																																																															
Sleep Out	Yes																																																																																																															
Sleep In	Yes																																																																																																															
Default	A4h				A6h																																																																																																											
	Status	Default Value			Status	Default Value																																																																																																										
	Power On Sequence	F6			Power On Sequence	BC																																																																																																										
	S/W Reset	F6			S/W Reset	BC																																																																																																										
	H/W Reset	F6			H/W Reset	BC																																																																																																										

VGL_CTL(F1h&F2h)

Page0 Command Set		D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																																																																		
Command	Write / Read	1	1	1	1	0	0	0	1	F1h																																																																		
1 st Parameter	Write	0	1	0	1	VGLS[3:0]				53																																																																		
Command	Write	1	1	1	1	0	0	1	0	F2h																																																																		
1 st Parameter	Write	0	0	VGL_BT[1:0]		0	1	0	1	05																																																																		
Description	<table><tr><td>VGL_BT[1:0]</td><td>VGLS[3:0]</td><td>VGL/V</td><td>VGL_BT[1:0]</td><td>VGLS[3:0]</td><td>VGL/V</td></tr><tr><td>00</td><td>0</td><td>-8.1</td><td>01</td><td>0</td><td>-7.5</td></tr><tr><td>00</td><td>1</td><td>-8.8</td><td>01</td><td>1</td><td>-8.33</td></tr><tr><td>00</td><td>2</td><td>-9.56</td><td>01</td><td>2</td><td>-9.4</td></tr><tr><td>00</td><td>3</td><td>-10.28</td><td>01</td><td>3</td><td>-10.33</td></tr><tr><td>00</td><td>4</td><td>-10.84</td><td>01</td><td>4</td><td>-11.27</td></tr><tr><td>00</td><td>5</td><td>-10.85</td><td>01</td><td>5</td><td>-12.12</td></tr><tr><td>00</td><td>6</td><td>-10.85</td><td>01</td><td>6</td><td>-13.07</td></tr><tr><td>00</td><td>7</td><td>-10.85</td><td>01</td><td>7</td><td>-13.63</td></tr><tr><td>00</td><td>8</td><td>-10.85</td><td>01</td><td>8</td><td>-14.45</td></tr><tr><td colspan="6">Others reserved</td></tr></table>										VGL_BT[1:0]	VGLS[3:0]	VGL/V	VGL_BT[1:0]	VGLS[3:0]	VGL/V	00	0	-8.1	01	0	-7.5	00	1	-8.8	01	1	-8.33	00	2	-9.56	01	2	-9.4	00	3	-10.28	01	3	-10.33	00	4	-10.84	01	4	-11.27	00	5	-10.85	01	5	-12.12	00	6	-10.85	01	6	-13.07	00	7	-10.85	01	7	-13.63	00	8	-10.85	01	8	-14.45	Others reserved					
	VGL_BT[1:0]	VGLS[3:0]	VGL/V	VGL_BT[1:0]	VGLS[3:0]	VGL/V																																																																						
	00	0	-8.1	01	0	-7.5																																																																						
	00	1	-8.8	01	1	-8.33																																																																						
	00	2	-9.56	01	2	-9.4																																																																						
	00	3	-10.28	01	3	-10.33																																																																						
	00	4	-10.84	01	4	-11.27																																																																						
	00	5	-10.85	01	5	-12.12																																																																						
	00	6	-10.85	01	6	-13.07																																																																						
	00	7	-10.85	01	7	-13.63																																																																						
	00	8	-10.85	01	8	-14.45																																																																						
	Others reserved																																																																											
Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. And enable register (60h)" b1" and " b2" must set 1																																																																											
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes																																																										
Status	Availability																																																																											
Normal Mode On, Sleep Out	Yes																																																																											
Sleep Out	Yes																																																																											
Sleep In	Yes																																																																											
Default	F1h					F2h																																																																						
	Status		Default Value			Status		Default Value																																																																				
	Power On Sequence		53			Power On Sequence		05																																																																				
	S/W Reset		53			S/W Reset		05																																																																				
	H/W Reset		53			H/W Reset		05																																																																				

VREG_CTL1(9Dh)

Page0 Command Set																		
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	0	0	1	1	1	0	1	9Dh								
1 st Parameter	Write	VRH [7:0]								87								
2 nd Parameter	Write	VRH_temp_low[7:0]								87								
3 rd Parameter	Write	VRH_temp_high[7:0]								87								
Description	VRH[7:0] is the adjustment register of VGMP/VGNM in normal temperature environment. VRH_temp_low[7:0] is the adjustment register of VGMP/VGNM in low temperature environment VRH_temp_high[7:0] is the adjustment register of VGMP/VGNM in high temperature environment $VGMP=(VBP<7:0>+VRH<7:0>)*0.0125+2.8125$ $VGMN=(VBN<7:0>+VRH<7:0>)*(-0.0125)-2.8125$																	
	VRH[7:0]	VBP[7:0]	VGMP(V)		VRH[7:0]	VBN[7:0]	VGMN(V)											
	0	0	2.8125		0	0	-2.8125											
	1	0	2.825		1	0	-2.825											
	..	0	...		..	0	..											
	N	0	2.8125+0.0125*N		N	0	-2.8125-0.0125*N											
	...	0	...		...	0	...											
	135	0	4.5		135	0	-4.5											
	...	0	...		...	0	...											
	255	0	6		255	0	-6											
Restriction	To enable this command, “Page 0 Command Set enable register (F0h) ” must set first. Ardenable register (6Bh)” b5” must set 1																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h87</td></tr><tr><td>S/W Reset</td><td>8'h87</td></tr><tr><td>H/W Reset</td><td>8'h87</td></tr></table>										Status	Default Value	Power On Sequence	8'h87	S/W Reset	8'h87	H/W Reset	8'h87
Status	Default Value																	
Power On Sequence	8'h87																	
S/W Reset	8'h87																	
H/W Reset	8'h87																	

VREG_CTL2(9Eh)

Page0 Command Set																																					
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)																											
Command	Write	1	0	0	1	1	1	1	0	9Eh																											
1 st Parameter	Write	VBP [7:0]								00																											
2 nd Parameter	Write	VBP_temp_low[7:0]								00																											
3 rd Parameter	Write	VBP_temp_high[7:0]								00																											
Description	VBP[7:0] is the adjustment register of VGMP in normal temperature environment. VBP_temp_low[7:0] is the adjustment register of VGMP in low temperature environment VBP_temp_high[7:0] is the adjustment register of VGMP in high temperature environment VGMP=(VBP<7:0>+VRH<7:0>)*0.0125+2.8125																																				
	<table><tr><th>VRH[7:0]</th><th>VBP[7:0]</th><th>VGMP(V)</th></tr><tr><td>87</td><td>0</td><td>4.5</td></tr><tr><td>87</td><td>1</td><td>4.5125</td></tr><tr><td>.87.</td><td>...</td><td>...</td></tr><tr><td>87</td><td>N</td><td>2.8125+0.0125*N</td></tr><tr><td>87</td><td>...</td><td>...</td></tr><tr><td>87</td><td></td><td>4.5</td></tr><tr><td>87</td><td>...</td><td>...</td></tr><tr><td>87</td><td>255</td><td>7.6875</td></tr></table>										VRH[7:0]	VBP[7:0]	VGMP(V)	87	0	4.5	87	1	4.5125	.87.	...	...	87	N	2.8125+0.0125*N	87	...	...	87		4.5	87	...	...	87	255	7.6875
	VRH[7:0]	VBP[7:0]	VGMP(V)																																		
	87	0	4.5																																		
	87	1	4.5125																																		
	.87.	...	...																																		
	87	N	2.8125+0.0125*N																																		
	87	...	...																																		
	87		4.5																																		
	87	...	...																																		
87	255	7.6875																																			
Restriction	To enable this command, “Page 0 Command Set enable register (F0h) ” must set first. And enable register (6Bh)” b6” must set 1																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																				
Normal Mode On, Sleep Out	Yes																																				
Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00																			
Status	Default Value																																				
Power On Sequence	8'h00																																				
S/W Reset	8'h00																																				
H/W Reset	8'h00																																				

VREG_CTL3(9Fh)

Page0 Command Set																		
	Write / Read	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)								
Command	Write	1	0	0	1	1	1	1	1	9Fh								
1 st Parameter	Write	VBN [7:0]								00								
2 nd Parameter	Write	VBN_temp_low[7:0]								00								
3 rd Parameter	Write	VBN_temp_high[7:0]								00								
Description	VBN[7:0] is the adjustment register of VGNM in normal temperature environment. VBN_temp_low[7:0] is the adjustment register of VGNM in low temperature environment VBN_temp_high[7:0] is the adjustment register of VGNM in high temperature environment VGMMN=(VBN<7:0>+VRH<7:0>)*(-0.0125)-2.8125																	
	VRH[7:0]	VBN[7:0]	VGMMN(V)															
	87	0	-4.5															
	87	0	-4.5125															
	.87.	0	...															
	87	0	-2.8125-0.0125*N															
	87	0	...															
	87	0	-7.6875															
Restriction	To enable this command, "Page 0 Command Set enable register (F0h) " must set first. Ardenable register (6Bh)" b7" must set 1																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Sleep Out	Yes	Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Sleep Out	Yes																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>S/W Reset</td><td>8'h00</td></tr><tr><td>H/W Reset</td><td>8'h00</td></tr></table>										Status	Default Value	Power On Sequence	8'h00	S/W Reset	8'h00	H/W Reset	8'h00
Status	Default Value																	
Power On Sequence	8'h00																	
S/W Reset	8'h00																	
H/W Reset	8'h00																	

6.2 Page 1 Command Set

Table 6.1.3 Page 1 Command Set

R/W	Address	Parameter								Function
	MIPI	D7	D6	D5	D4	D3	D2	D1	D0	
W	60h						F2_EN	F1_EN		Gamma_en

GAMMA SET(F1h)


Page1 Command Set		D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)
Command	Write	1	1	1	0	0	0	0	1	F1h
		Grey 0								
1 st Parameter	Write		1	1	1	1	1	1	1	7F
		Grey 4								
2 nd Parameter	Write		1	1	1	0	0	1	1	73
		Grey 8								
3 rd Parameter	Write		1	1	0	1	0	0	0	68
		Grey 12								
4 th Parameter	Write		1	0	1	1	1	1	1	5F
		Grey 19								
5 th Parameter	Write		1	0	1	1	1	1	1	5F
		Grey 27								
6 th Parameter	Write		1	0	1	0	0	0	1	51
		Grey 43								
7 th Parameter	Write		1	0	1	0	1	1	1	57
		Grey 63								
8 th Parameter	Write		1	0	0	0	0	0	1	41
		Grey 95								
9 th Parameter	Write		1	0	1	1	0	0	1	59
		Grey 127								
10 th Parameter	Write		1	0	1	0	1	1	1	57
		Grey 159								
11 st Parameter	Write		1	0	1	0	1	1	1	57
		Grey 191								
12 nd Parameter	Write		1	1	1	0	1	0	0	74
		Grey 211								
13 rd Parameter	Write		1	1	0	0	0	0	1	61
		Grey 227								
14 th Parameter	Write		1	1	0	0	1	1	0	66
		Grey 235								
15 th Parameter	Write		1	0	1	0	1	0	1	55
		Grey 243								
16 th Parameter	Write		1	0	0	1	0	1	1	53
		Grey 247								
17 th Parameter	Write		0	1	1	1	0	0	1	39
		Grey 251								
18 th Parameter	Write		0	1	0	0	0	0	1	21
		Grey 255								
19 th Parameter	Write		0	0	0	0	0	0	0	00
Description	F1h is the positive polarity of gamma.. This command is used to set the gray scale voltage to adjust the gamma characteristics of the TFT panel. For IPS panel, the luminance: grey0>grey4>.....>grey255. For TN panel, the luminance: grey255>grey251>.....>grey0									
Restriction	To enable this command, "Page1 Command Set enable register (F0h) " must set first. Andenable register (60h)" b1" must set 1									

GAMMA SET(F2h)

Page1 Command Set		D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)
Command	Write	1	1	1	0	0	0	1	0	F2h
		Grey 0								
1 st Parameter	Write		1	1	1	1	1	1	1	7F
		Grey 4								
2 nd Parameter	Write		1	1	1	0	0	1	1	73
		Grey 8								
3 rd Parameter	Write		1	1	0	1	0	0	0	68
		Grey 12								
4 th Parameter	Write		1	0	1	1	1	1	1	5F
		Grey 20								
5 th Parameter	Write		1	0	1	1	1	1	1	5F
		Grey 28								
6 th Parameter	Write		1	0	1	0	0	0	1	51
		Grey 44								
7 th Parameter	Write		1	0	1	0	1	1	1	57
		Grey 64								
8 th Parameter	Write		1	0	0	0	0	0	1	41
		Grey 96								
9 th Parameter	Write		1	0	1	1	0	0	1	59
		Grey 128								
10 th Parameter	Write		1	0	1	0	1	1	1	57
		Grey 160								
11 st Parameter	Write		1	0	1	0	1	1	1	57
		Grey 192								
12 nd Parameter	Write		1	1	1	0	1	0	0	74
		Grey 212								
13 rd Parameter	Write		1	1	0	0	0	0	1	61
		Grey 228								
14 th Parameter	Write		1	1	0	0	1	1	0	66
		Grey 236								
15 th Parameter	Write		1	0	1	0	1	0	1	55
		Grey 243								
16 th Parameter	Write		1	0	0	1	0	1	1	53
		Grey 247								
17 th Parameter	Write		0	1	1	1	0	0	1	39
		Grey 251								
18 th Parameter	Write		0	1	0	0	0	0	1	21
		Grey 255								
19 th Parameter	Write		0	0	0	0	0	0	0	00
Description	F2h is the negative polarity of gamma.. This command is used to set the gray scale voltage to adjust the gamma characteristics of the TFT panel. For IPS panel, the luminance: grey0>grey4>.....>grey255. For TN panel, the luminance: grey255>grey251>.....>grey0									
Restriction	To enable this command, "Page1 Command Set enable register (F0h) " must set first. Andenable register (60h)" b2" must set 1									

7. Power ON/OFF Sequence


7.1.3 Power Mode



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VSP_RISE}	VSP Rise time	10	-	-	us
T_{VSN_FALL}	VSN Fall time	10	-	-	us
T_{PS_RES}	VDDI/VSP on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	50	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Power on/off sequence with 3 Power Mode

7.2.2 Power Mode



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VCI_RISE}	VCI Rise time	10	-	-	us
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	50	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Power on/off sequence with 2 Power Mode

7.3. Abnormal Power Off

The abnormal power off means a situation when e.g. there is removed a battery without the normal power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an abnormal power off event, GC9702C will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until “Power On Sequence” powers it u

GC Confidential

8. Electrical Characteristics

8.1. Absolute Maximum Ratings

The absolute maximum rating is listed on Table 42. When the GC9702C is used out of the absolute maximum ratings, it may be permanently damaged. To use the GC9702C within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the GC9702C will malfunction and cause poor reliability.

Table 43 Absolute Maximum Ratings

Item	Symbol	Unit	Value
Supply voltage(Analog)	VDD ~ AGND	V	-0.3 ~ +4.6
Supply voltage (I/O)	VDDI ~ DGND	V	-0.3 ~ +4.6
OTP Supply voltage	VPP ~ AGND	V	-0.3 ~ +10
Supply voltage	AVDD ~ AGND	V	-0.3 ~ +8
Supply voltage	AVEE ~ AGND	V	0.3 ~ -8
Supply voltage	VGH ~ AGND	V	-0.3 ~ +20
Supply voltage	VGL ~ AGND	V	0.3 ~ -16
Driver supply voltage	AVDD – AVEE	V	≦ 14V
Driver supply voltage	VGH – VGL	V	≦ 30V
Input voltage	V _{IN}	V	-0.3 ~ VDDI + 0.3
HS Input voltage	V _{HSIN}	V	-0.3 ~ + 2
Operating temperature	T _{opr}	°C	-40 ~ +80
Storage temperature	T _{stg}	°C	-55 ~ +110

Note:

Even if the one of the above parameters is exceeded momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the exceeding values which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

8.2. DC Characteristics for Panel Driving

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Operating voltage	VDDR VDDA VDDDB	-	2.5	2.8	3.3	V	
Operating voltage	VDDI	-	1.65	1.8	3.3	V	Note1,2
OTP Supply voltage	VPP	-		8.0		V	Note1
Logic High level input voltage	VIH	-	0.7*VDDI		VDDI	V	Note1
Logic Low level input voltage	VIL	-	-0.3		0.3*VDDI	V	Note1
Logic High level output voltage TE, SDO (SDA) , LEDPWM	VOH	-	0.8*VDDI		VDDI	V	Note1
Logic Low level output voltage TE, SDO (SDA) , LEDPWM	VOL	-	0		0.2*VDDI	V	Note1
Gate Driver High Voltage	VGH	-	10	-	16	V	
Gate Driver Low Voltage	VGL	-	-12	-	-8.0	V	
Driver Supply Voltage	-	VGH-VGL	17	-	28	V	
DC VCOM Amplitude Voltage	VCOM		-3.5	-1.5	0	V	Note3
Source Output Range	VSOUT	-	VGMN +0.1	-	VGMP -0.1	V	Note4
Positive Gamma Reference Voltage	VGMP	-	2.8125	4.5	6	V	Note5
Negative Gamma Reference Voltage	VGMN	-	-2.8125	-4.5	-6	V	Note5
Positive Gamma Reference Voltage	VGSP	-	-3.1875	0	0	V	Note5
Negative Gamma Reference Voltage	VGSN	-	0	0	3.1875	V	Note5

Note:

1. Ta = -30 to 70 °C (to 85 °C no damage), VDDI=1.65V to 3.3V, VDDR VDDA VDDDB=2.5V to 3.3V.
2. Supply digital VDDI voltage equal or less than analog VDDR VDDA VDDDB voltage.
3. Source channel loading = 10pF/channel
4. The Max. Value is between with Note 3 measure point and Gamma setting value

8.3. DSI DC Characteristics

DSI is using different state codes which are depending on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined on the following table.

State Code	Line DC Voltage Levels	
	CLOCK_P or DATA_P	CLOCK_N or DATA_N
HS-0	Low (HS)	High (HS)
HS-1	High (HS)	Low (HS)
LP-00	Low (LP)	Low (LP)
LP-01	Low (LP)	High (LP)
LP-10	High (LP)	Low (LP)
LP-11	High (LP)	Low (LP)

Note: Ta=-30°C to 70°C (to +85°C no damage)

8.4. DC characteristics for Power Lines

Parameter	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Analog power supply voltage	VDD	Operating voltage	2.5	2.8	3.3	V
Digital power supply voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V
Analog power supply voltage noise	V _{VDD_NOISE}	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV
		Noise Range, 0 to 30kHz, Pulse Wave with Duty Cycle (50%/50%)	-	-	500	mV
I/O power supply voltage noise	V _{VDDI_NOISE}	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV

Note:

1. Ta=-30°C to 70°C (to +85°C no damage)
2. These values are not symmetric amplitude, which centersm3g points are VDDI or VDD. See examples as reference purposes, when V_{VDD_NOISE} and V_{VDDI_NOISE} are maximums, below.




Figure 109 Noise on Power Supply Lines

8.5. DC characteristics for DSI LP mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined on table below: DC Characteristics for DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned on the condition column. Other logical levels of the table are for MPU interface.

Parameter	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Logic High level output voltage	V_{OH}	$I_{OUT} = -1mA$, Note 2	$0.8 V_{DD}$	-	V_{DD}	V
Logic Low level output voltage	V_{OL}	$I_{OUT} = 1mA$, Note 2	0.0	-	$0.2 V_{DD}$	V
Logic High level input voltage	V_{IHLPD}	LP-CD, Note 3	450	-	1350	mV
Logic Low level input voltage	V_{ILLPD}	LP-CD, Note 3	0.0	-	200	mV
Logic High level input voltage	V_{IHLPRX}	LP-RX (CLK, D0 ,D1), Note 3	880	-	1350	mV
Logic Low level input voltage	V_{ILLPRX}	LP-RX (CLK, D0 ,D1), Note 3	0.0	-	550	mV
Logic Low level input voltage	$V_{ILLPRXULP}$	LP-RX (CLK ULP mode), Note 3	0.0	-	300	mV
Logic high level output voltage	V_{OHLPTX}	LP-TX (D0), Note 3	1.1	-	1.3	V
Logic Low level output voltage	V_{OLLPTX}	LP-TX (D0), Note 3	-50	-	50	mV
Logic High level input current	I_{IH}	LP-CD, LP-RX, Note 3	-	-	10	uA
Logic Low level input current	I_{IL}	LP-CD, LP-RX, Note 3	-10	-	-	uA

Note:

1. $T_a = -30^{\circ}C$ to $70^{\circ}C$ (to $+85^{\circ}C$ no damage)
2. LEDPWM
3. DSI High Speed mode is off

8.6. Spike / Glitch Rejection




Figure 110 Spike / Glitch Rejection

Note:

- 1. Peak Interference Amplitude max. 200mV and Interference Frequency min. 450MHz.
- 2. n = 0 and 1.

Table 44 Spike / Glitch Rejection

Spike / Glitch Rejection – DSI					
Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-, DSI-Dn+/-	SGD	Input pulse rejection for DSI	-	300	Vps

8.7. DC Characteristics for DSI HS mode

Parameter	Symbol	Condition	Specification			Unit
Input Common Mode Voltage for Clock	V_{CMCLK}	DSI-CLK+/- Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V_{CMDATA}	DSI-Dn+/- Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	$V_{CMRCLKL450}$	DSI-CLK+/- Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	$V_{CMRDATAL450}$	DSI-Dn+/- Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	$V_{CMRCLKM450}$	DSI-CLK+/-	-	-	00	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	$V_{CMRDATAM450}$	DSI-Dn+/- Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	$V_{THLCLK-}$	DSI-CLK+/-	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	$V_{THLDATA-}$	DSI-Dn+/- Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	$V_{THHCLK+}$	DSI-CLK+/-	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	$V_{THHDATA+}$	DSI-Dn+/- Note 5	-	-	70	mV
Single-ended Input Low Voltage	V_{ILHS}	DSI-CLK+/-, DSI-Dn+/- Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V_{IHHS}	DSI-CLK+/-, DSI-Dn+/- Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R_{TERM}	DSI-CLK+/-, DSI-Dn+/- Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	$V_{TERM-EN}$	DSI-CLK+/-, DSI-Dn+/- Note 5	-	-	450	mV
Termination Capacitor	C_{TERM}	DSI-CLK+/-, DSI-Dn+/- Note 5, Note 6	-	-	60	pF

Note:

1. $T_a = -30^{\circ}\text{C}$ to 70°C (to $+85^{\circ}\text{C}$ no damage), $V_{DDI} = 1.65$ to 1.95V .
2. Includes 50mV (-50mV to 50mV) ground difference.
3. Without $V_{CMRCLKM450}/V_{CMRDATAM450}$.
4. Without 50mV (-50mV to 50mV) ground difference.
5. $n = 0$ and 1 .
6. For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.

The DSI receiver (HS mode) is understanding that there is logical '1' (HS-1) when a differential voltage is more than V_{THH} (CLK+/DATA+) and the DSI receiver (HS mode) is understanding that there is logical '0' (HS-0) when a differential voltage is more than V_{THL} (CLK-/DATA-). There is undefined state if the differential voltage is less than V_{THH} (CLK+/DATA+) and less than V_{THL} (CLK-/DATA-). A reference figure is below.





Figure 111 Differential Inputs Logical '0's and '1's, Threshold High/Low, Differential Voltage Range



Note: n = 0 and 1

Figure 112 Common Mode Voltage on Clock and Data Channels

The termination resistor (R_{TERM}) of the differential DSI receiver can be driven two different states by the receiver:

- ⌞ Low Power (LP) mode when the termination resistor is not connected between differential inputs (DSI-CLK+ $\dot{\cup}$ DSI-CLK- or DSI-D0+ $\dot{\cup}$ DSI-D0- or DSI-D1+ $\dot{\cup}$ DSI-D1-)
- ⌞ High Speed (HS) mode when the termination resistor is connected between differential inputs (DSI-CLK+ $\dot{\cup}$ DSI-CLK- or DSI-D0+ $\dot{\cup}$ DSI-D0- or DSI-D1+ $\dot{\cup}$ DSI-D1-)

The termination switch (HS/LP), when the termination resistor is not connected, is illustrated below.




Figure 113 Differential Pair Termination Resistor on the Receiver Side

8.8. AC Characteristic

8.8.1.DSI Timing Characteristics

8.8.1.1. High Speed Mode – Clock Channel Timing




Figure 114 DSI Clock Channel Timing

Table 45 DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-	$2xUI_{INST}$	Double UI instantaneous	4	25	ns
DSI-CLK+/-	UI_{INSTA}, UI_{INSTB}	UI instantaneous Half	2	12.5	ns

Note: $UI = UI_{INSTA} = UI_{INSTB}$

8.8.1.2. High Speed Mode – Data Clock Channel Timing




Figure 115 DSI Data to Clock Channel Timings

Table 46 DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DSI-Dn+/- , n=0 and 1	t_{DS}	Data to Clock Setup time	$0.15xUI$	-
	t_{DH}	Clock to Data Hold Time	$0.15xUI$	-

8.8.1.3. High Speed Mode – Rise and Fall Timings




Figure 116 Rise and Fall Timings on Clock and Data Channels

Table 47 Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	Specification			Unit
			Min	Typ	Max	
Differential Rise Time for Clock	t_{DRTCLK}	DSI-CLK+/-	-	-	150 (Note)	ps
Differential Rise Time for Data	$t_{DRTDATA}$	DSI-Dn+/- n=0 and 1	-	-	150 (Note)	ps
Differential Fall Time for Clock	t_{DFTCLK}	DSI-CLK+/-	-	-	150 (Note)	ps
Differential Fall Time for Data	$t_{DFTDATA}$	DSI-Dn+/- n=0 and 1	-	-	150 (Note)	ps

Note: The display module has to meet timing requirements, what are defined for the transmitter (MPU) on MIPI D-Phy standard

8.8.1.4. Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the MPU to the Display Module (GC9702C) sequence below.




Figure 117 BTA from the MPU to the Display Module

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the Display Module (GC9702C) to the MPU sequence below.




Figure 118 BTA from the Display Module to the MPU

Table 48 Low Power State Period Timings – A

Signal	Symbol	Description	Min	Max	Unit
DSI-D0+/-	T_{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU $\Uparrow$ Display Module (GC9702C)	50	75	ns
DSI-D0+/-	T_{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (GC9702C) $\Uparrow$ MPU	50	75	ns
DSI-D0+/-	$T_{TA-SURED}$	Time-out before the Display Module (GC9702C) starts driving	T_{LPXD}	$2 \times T_{LPXD}$	ns

Table 49 Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
DS-D0+/-	$T_{TA-GETD}$	Time to drive LP-00 by Display Module (GC9702C)	$5 \times T_{LPXD}$	ns
DSI-D0+/-	T_{TA-GOD}	Time to drive LP-00 after turnaround request – MPU	$4 \times T_{LPXD}$	ns

8.8.1.5. Data Lanes from Low Power Mode to High Speed Mode




Figure 119 Data Lanes – Low Power Mode to High Speed Mode Timings

Table 50 Data Lanes – Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	T _{LPX}	Length of any Low Power State Period	50	-	ns
DSI-Dn+/-, n=0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DSI-Dn+/-, n=0 and 1	T _{HS-TERM-EN}	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	-	35+4xUI	ns

8.8.1.6. Data Lanes from High Speed Mode to Low Power Mode




Figure 120 Data Lanes – High Speed Mode to Low Power Mode Timings

Table 51 Data Lanes – High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	$T_{HS-SKIP}$	Time-Out at Display Module (GC9702C) to ignore transition period of EoT	40	$55+4 \times UI$	ns
DSI-Dn+/-, n=0 and 1	$T_{HS-EXIT}$	Time to driver LP-11 after HS burst	100	-	ns

8.8.2.DSI Clock Burst – High Speed Mode to/from Low Power Mode




Figure 121 Clock Lanes – High Speed Mode to/from Low Power Mode Timings

Table 52 Clock Lanes – High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-CLK+/-	$T_{CLK-POST}$	Time that the MPU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	$60+52xUI$	-	ns
DSI-CLK+/-	$T_{CLK-TRAIL}$	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
DSI-CLK+/-	$T_{HS-EXIT}$	Time to drive LP-11 after HS burst	100	-	ns
SI-CLK+/-	$T_{CLK-PREPARE}$	Time to drive LP-00 to prepare for HS transmission	38	95	ns
DSI-CLK+/-	$T_{CLK-TERM-EN}$	Time-out at Clock Lane to enable HS termination	-	38	ns
DSI-CLK+/-	$T_{CLK-PREPARE}$	Minimum lead HS-0 drive period before starting Clock	300	-	ns
DSI-CLK+/-	$T_{CLK-PRE}$	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	$8xUI$	-	ns